SEMATECHo ptimizes the gate stack with dual high-k and metal gate

被引：0
|
作者：
不详
机构：
来源：
SOLID STATE TECHNOLOGY | 2006年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
下载
收藏
页码：22 / 22
页数：1
相关论文
共 50 条
  • [1] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    Journal of Applied Physics, 2006, 100 (05):
  • [2] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (05)
  • [3] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [4] Dry Etching of Metal Inserted Poly-Si Stack for Dual High-k and Dual Metal Gate Integration
    Li, Yongliang
    Xu, Qiuxia
    Wang, Wenwu
    Zhang, Jing
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (08) : P435 - P439
  • [5] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K. (k-takahashi@ha.jp.nec.com), 1600, Japan Society of Applied Physics (44):
  • [6] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K
    Manabe, K
    Morioka, A
    Ikarashi, T
    Yoshihara, T
    Watanabe, H
    Tatsumi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2210 - 2213
  • [7] Key technologies for dual high-k and dual metal gate integration
    Li, Yong-Liang
    Xu, Qiu-Xia
    Wang, Wen-Wu
    CHINESE PHYSICS B, 2018, 27 (09)
  • [8] Key technologies for dual high-k and dual metal gate integration
    李永亮
    徐秋霞
    王文武
    Chinese Physics B, 2018, 27 (09) : 533 - 538
  • [9] Strained Si and Ge MOSFETs with high-K/metal gate stack for high mobility dual channel CMOS
    Weber, O
    Bogumilowicz, Y
    Ernst, T
    Hartmann, JM
    Ducroquet, F
    Andrieu, F
    Dupré, C
    Clavelier, L
    Le Royer, C
    Cherkashin, N
    Hytch, M
    Rouchon, D
    Dansas, H
    Papon, AM
    Carron, V
    Tabone, C
    Deleonibus, S
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 143 - 146
  • [10] Electrical Properties and Interfacial Structures of High-k/Metal Gate MOSCAP using Ti/TiN Scavenging Stack between High-k Dielectric and Metal Gate
    Ma, Xueli
    Wang, Xiaolei
    Han, Kai
    Wang, Wenwu
    Yang, Hong
    Zhao, Chao
    Chen, Dapeng
    Ye, Tianchun
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 117 - 121
12345