An Investigation on The Optimum Termination for On-Chip Transmission Lines

被引：0
|
作者：
Picha, Sepideh Gholipour [1 ]
Sarafi, Sahar [1 ]
Koberle, Michael [1 ]
Sturm, Johannes [1 ]
机构：
[1] Carinthia Univ Appl Sci, Villach, Austria
来源：
2021 29TH TELECOMMUNICATIONS FORUM (TELFOR) | 2021年
关键词：
Termination impedance; resistive termination; capacitive termination; on-chip transmission line;
D O I：
10.1109/TELFOR52709.2021.9653421
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents an investigation of termination impedance effects on on-chip communication systems. A lumped model of an on-chip transmission line with two types of resistive and capacitive terminations are used to analyze the loss and bandwidth of the system. According to the presented analysis, independent of the termination type, there is an optimum termination impedance to achieve a defined data rate which can be calculated as a function of the characteristic impedance of the transmission line and the required Nyquist frequency. Finally, an implemented on-Chip transmission line in 28nm-CMOS technology is used to verify the presented study.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Optimal termination of on-chip transmission-lines for high-speed signaling
    Tsuchiya, Akira
    Hashimoto, Masanori
    Onodera, Hidetoshi
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (06): : 1267 - 1273
  • [2] Using Transmission Lines for Global On-Chip Communication
    Carpenter, Aaron
    Hu, Jianyun
    Xu, Jie
    Huang, Michael
    Wu, Hui
    Liu, Peng
    [J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 183 - 193
  • [3] Analysis of the parameter extraction for on-chip transmission lines
    Yang, Shuo
    Fu, Jun
    Zhang, Lijun
    Liu, Linlin
    Wang, Quan
    Feng, Yueyi
    [J]. IEICE ELECTRONICS EXPRESS, 2020, 17 (18):
  • [4] Compact model generation for on-chip transmission lines
    Kim, T
    Li, XY
    Allstot, DJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (03) : 459 - 470
  • [5] Clock distribution networks with on-chip transmission lines
    Mizuno, M
    Anjo, K
    Sumi, Y
    Fukaishi, M
    Wakabayashi, H
    Mogami, T
    Horiuchi, T
    Yamashina, M
    [J]. PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 3 - 5
  • [6] Investigation of CMOS on-chip transmission lines CPW, SCPW and CPWG up to 110GHz
    Shi, Jinglin
    Kang, Kai
    Xiong, Yong Zhong
    Lin, Fujiang
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 269 - 272
  • [7] Investigation of CMOS on-chip transmission lines CPW, SCPW and CPWG up to 110GHz
    Shi, Jinglin
    Kang, Kai
    Xiong, Yong Zhong
    Lin, Fujiang
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 67 - 70
  • [8] On-chip bypassing with series termination
    Johnson, H
    [J]. EDN, 2004, 49 (09) : 24 - 24
  • [9] On-chip bypassing with end termination
    Johnson, H
    [J]. EDN, 2004, 49 (11) : 22 - 22
  • [10] Ferromagnetic thin films for loss reduction in on-chip transmission lines
    Amiri, Pedram Khalili
    Rejaei, Behzad
    Zhuang, Yan
    Vroubel, Marina
    Burghartz, Joachim N.
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 2007, 43 (06) : 2630 - 2632
12345