Design of a Radiation Hardened Power-ON-Reset

被引:6
|
作者
Lopez-Morillo, E. [1 ]
Palomo, F. R. [1 ]
Marquez, F. [1 ]
Munoz, F. [1 ]
机构
[1] Univ Seville, Sch Engn, Dept Elect Engn, Seville 41092, Spain
关键词
Conseil Europeen pour la Recherche Nucleaire (CERN); Large Hadron Collider (LHC); power-ON-reset (POR); radiation hardening by design; RD53; single-event effects (SEEs); total ionizing dose (TID); CMOS TECHNOLOGIES; CIRCUITS;
D O I
10.1109/TNS.2018.2840326
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the design of a power-ON-reset intellectual property (IP) block for the RD53 collaboration, a radiation hardening by design circuit to withstand the High-Luminosity Large Hadron Collider tracker radiation environment, is presented. In this environment, the performance of the IP block under radiation must be ensured for a total ionizing dose up to 500 Mrad and possible ions interaction for a linear energy transfer of 15 MeV/cm(2)/mg. To verify the radiation hardness of the presented circuit, an automatic single-event effect sensitivity tool (Analog Fault Tolerant University of Seville Hardware Debugging System) has been used to perform a complete analysis over it, and also several experiments have been performed to test the designed blocks and obtain the final IP qualification.
引用
收藏
页码:1943 / 1950
页数:8
相关论文
共 50 条
  • [31] An area and power efficient radiation hardened by design flip-flop
    Knudsen, Jonathan E.
    Clark, Lawrence T.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3392 - 3399
  • [32] The power of three: Atrial rate limit power-on-reset - A non-electromagnetic cause of pacemaker-induced extracardiac stimulation
    Torbey, Estelle
    Sharma, Esseim
    Betzold, Robert
    Mehta, Chirag
    Vogt, Braden
    Chu, Antony
    PACE-PACING AND CLINICAL ELECTROPHYSIOLOGY, 2024, 47 (01): : 113 - 116
  • [33] Statistical design for manufacturing software for low power radiation hardened SOI MOSFETs
    Phelps, MJ
    Hess, GT
    Sanders, TJ
    PROCEEDINGS OF THE TWELFTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1997, : 98 - 102
  • [34] A 0.5V 36nW 10-transistor power-on-reset circuit with high accuracy
    You, Heng
    Yuan, Jia
    Yu, Zenghui
    Qiao, Shushan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [35] An Ultra Low Steady-State Current Power-on-Reset Circuit in 65nm CMOS Technology
    Shan Weiwei
    Wang Xuexiang
    Liu Xinning
    Sun Huafang
    CHINESE JOURNAL OF ELECTRONICS, 2014, 23 (04) : 678 - 681
  • [36] A novel radiation hardened by design latch
    黄正峰
    梁华国
    半导体学报, 2009, 30 (03) : 118 - 121
  • [37] An Ultra Low Steady-State Current Power-on-Reset Circuit in 65nm CMOS Technology
    SHAN Weiwei
    WANG Xuexiang
    LIU Xinning
    SUN Huafang
    ChineseJournalofElectronics, 2014, 23 (04) : 678 - 681
  • [38] A novel radiation hardened by design latch
    Huang Zhengfeng
    Liang Huaguo
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (03)
  • [39] A Power-On-Reset Circuit With Accurate Trigger-Point Voltage and Ultralow Typical Quiescent Current for Emerging Nonvolatile Memory
    He, Luchang
    Xie, Chenchen
    Han, Zhao
    Wu, Qingyu
    Chen, Houpeng
    Long, Shibing
    Li, Xi
    Song, Zhitang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (08) : 1400 - 1408
  • [40] A 220-mV Power-on-Reset Based Self-Starter With 2-nW Quiescent Power for Thermoelectric Energy Harvesting Systems
    Das, Abhik
    Gao, Yuan
    Kim, Tony Tae-Hyoung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (01) : 217 - 226