Analytical study on small contact hole process for sub-65 nm node generation

被引：2
|
作者：
Kim, HW [1 ]
Yoon, JY [1 ]
Hah, JH [1 ]
Woo, SG [1 ]
Cho, HK [1 ]
Moon, JT [1 ]
机构：
[1] Samsung Elect, Proc Dev Team, Semicond R&D Ctr, Yongin 499711, Gyeonggi Do, South Korea
来源：
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2004年 / 22卷 / 06期
关键词：
D O I：
10.1116/1.1815315
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Small contact hole process for sub-65 nm node generation was analysed analytically. The ArF pattern-shrink techniques were evaluated for contact hole patterning using ArF lithography. It was observed that the isolated contact holes shrinked faster than the nested holes in thermal flow and the effect was reversed in 'shrink assist films for enhanced resolution' (SAFIER) technique. It was found that the most feasible shrink process for sub-80 nm contact hole patterning can be classified as Table II for Arf lithography.
引用
收藏
页码：L38 / L43
页数：6
相关论文
共 50 条
  • [31] Process Variability at the 65nm node and Beyond
    Nassif, Sani R.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 1 - 7
  • [32] Position Shift Analysis in Resist Reflow Process for Sub-50 nm Contact Hole
    You, Jee-Hye
    Park, Joonwoo
    Park, Joon-Min
    Jeong, Heejun
    Hong, Joo-Yoo
    Oh, Hye-Keun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (09) : 0965021 - 0965024
  • [33] Position Shift Analysis in Resist Reflow Process for sub-50 nm Contact Hole
    You, Jee-Hye
    Park, Joonwoo
    Park, Joon-Min
    Jeong, Heejun
    Oh, Hye-Keun
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVI, 2009, 7273
  • [34] A simulation-based evolutionary technique for inverse doping profile problem of sub-65 nm CMOS devices
    Li Y.
    Chen C.-K.
    Journal of Computational Electronics, 2006, 5 (04) : 365 - 370
  • [35] 193 nm resist: Ultra low voltage CDSEM performance for sub-130 nm contact hole process
    Ferri, J
    Vieira, M
    Reybrouck, M
    Mastovich, M
    Bowdoin, S
    Brandom, R
    Knutrud, P
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 608 - 617
  • [36] Critical dimension control for 32 nm node random contact hole array with resist reflow process
    Park, Joon-Min
    Kang, Young-Min
    Park, Seung-Wook
    Hong, Joo-Yoo
    Oh, Hye-Keun
    PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
  • [37] Analytical Model of Contact Resistance in Vertically Stacked Nanosheet FETs for Sub-3-nm Technology Node
    Jung, Seung-Geun
    Kim, Jeong-Kyu
    Yu, Hyun-Yong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (03) : 930 - 935
  • [38] Challenges of back end of the line for sub 65 nm generation
    Fayolle, M
    Passemard, G
    Louveau, O
    Fusalba, F
    Cluzel, J
    MICROELECTRONIC ENGINEERING, 2003, 70 (2-4) : 255 - 266
  • [39] Improvement of OPC accuracy for 65 nm node contact using KIF
    Wu, Te Hung
    Lin, C. L.
    Chen, Ming Jui
    Tsai, Zen Hsiang
    Ao, Chen Yu
    Thuang, H. C.
    Liou, Jian Shin
    Yang, Chuen Huei
    Lin, Ling Chieh
    DATA ANALYSIS AND MODELING FOR PROCESS CONTROL III, 2006, 6155
  • [40] A variable shaped e-beam system for direct write device fabrication at sub-65 nm ITRS groundrules
    Hahmann, P
    Weidenmüller, U
    Schnabel, B
    Lamaury, A
    Groves, T
    Pain, L
    Jurdit, M
    Henry, D
    Manakli, JS
    Todeschini, J
    SCANNING, 2005, 27 (02) : 67 - 67
12345