Analytical Model of Contact Resistance in Vertically Stacked Nanosheet FETs for Sub-3-nm Technology Node

被引:13
|
作者
Jung, Seung-Geun [1 ]
Kim, Jeong-Kyu [2 ]
Yu, Hyun-Yong [1 ]
机构
[1] Korea Univ, Sch Elect Engn, Seoul 02841, South Korea
[2] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
基金
新加坡国家研究基金会;
关键词
Contact resistance; contact resistivity; contact size; drain; gate-all around FET (GAAFET); nanosheet FET (NSHFET); silicide; source; spreading resistance; SCHOTTKY-BARRIER HEIGHT; N-TYPE; SERIES RESISTANCE; SI; SILICIDE; DEPENDENCE; INTERFACES; COSI2; NISI;
D O I
10.1109/TED.2022.3143473
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, a novel analytical model of contact resistance (R-contact) in vertically stacked nanosheet FETs (NSHFETs) with a silicide/Si (100) contact for a sub-3-nm node is presented. Generally, R-contact consists of the interface resistance(R-interface) and spreading resistance (R-sprea(d)). Herein, a new model of R-interface of silicide/Si (100) contact, which simultaneously considers the source/drain (S/D) doping concentration (N-si), Schottky barrier height (SBH), and SBH lowering, is demonstrated simultaneously. In addition, a new model of R(spread )that divides S/D into multiple resistance components for vertically stacked NSHFETs is suggested. In vertically stacked NSHFET with 3-nm node, for TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 50.0% higher values compared to R-interface. On the other hand, 3-nm node FinFET with TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 53.7% lower values compared to R-contact. The results show that R-spread becomes dominant in R-contact compared to R-interface when using R-s(pread) NSHFETs, in contrast to the conventional FinFETs in which R-interface is dominant in R-contact. The high R-spread of the NSHFET is mainly caused by the low nanosheet thickness and vertical pitch between the nanosheets. This study provides critical insights into the design of the source/drain of NSHFET for sub-3-nm CMOS technology.
引用
收藏
页码:930 / 935
页数:6
相关论文
共 50 条
  • [1] Superior Interface Trap Variability Immunity of Horizontally Stacked Si Nanosheet FET in Sub-3-nm Technology Node
    Sudarsanan, Akhil
    Badami, Oves
    Nayak, Kaushik
    2021 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2021, : 161 - 164
  • [2] Optimization of Ge Mole Fraction in Sacrificial Layers for Sub-3-nm Node Silicon Nanosheet FETs
    Lee, Sanguk
    Jeong, Jinsu
    Yoon, Jun-Sik
    Lee, Seunghwan
    Lee, Junjong
    Lim, Jaewan
    Baek, Rock-Hyun
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [3] Investigation of Electrothermal Characteristics in Silicon Forksheet FETs for Sub-3-nm Node
    Lim, Jaewan
    Jeong, Jinsu
    Lee, Junjong
    Lee, Seunghwan
    Lee, Sanguk
    Ahn, Yonghwan
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6132 - 6137
  • [4] Channel Trimming Process to Improve Electro-Thermal Characteristics for Sub-3-nm Node Si Nanosheet FETs
    Lee, Sanguk
    Jeong, Jinsu
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (11) : 7184 - 7191
  • [5] Investigation of Self-Heating Effect in Forksheet FETs for Sub-3-nm Node
    Lim, Jaewan
    Jeong, Jinsu
    Lee, Junjong
    Lee, Seunghwan
    Lee, Sanguk
    Baek, Rock-Hyun
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [6] Performance Evaluation of Spacer Dielectric Engineered Vertically Stacked Junctionless Nanosheet FET for Sub-5 nm Technology Node
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (09)
  • [7] Design study of gate-all-around vertically stacked nanosheet FETs for sub-7nm nodes
    E. Mohapatra
    T. P. Dash
    J. Jena
    S. Das
    C. K. Maiti
    SN Applied Sciences, 2021, 3
  • [8] Design study of gate-all-around vertically stacked nanosheet FETs for sub-7nm nodes
    Mohapatra, E.
    Dash, T. P.
    Jena, J.
    Das, S.
    Maiti, C. K.
    SN APPLIED SCIENCES, 2021, 3 (05):
  • [9] Analysis of Negative Capacitance Effect in Sub-3-nm Forksheet FETs
    Pritom, Yeasin Arafat
    Biswas, Hridita
    Hossain, Mainul
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (01) : 83 - 89
  • [10] Optimization of nanosheet number and width of multi-stacked nanosheet FETs for sub-7-nm node system on chip applications
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (SB)