Analytical study on small contact hole process for sub-65 nm node generation

被引：2
|
作者：
Kim, HW [1 ]
Yoon, JY [1 ]
Hah, JH [1 ]
Woo, SG [1 ]
Cho, HK [1 ]
Moon, JT [1 ]
机构：
[1] Samsung Elect, Proc Dev Team, Semicond R&D Ctr, Yongin 499711, Gyeonggi Do, South Korea
来源：
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2004年 / 22卷 / 06期
关键词：
D O I：
10.1116/1.1815315
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Small contact hole process for sub-65 nm node generation was analysed analytically. The ArF pattern-shrink techniques were evaluated for contact hole patterning using ArF lithography. It was observed that the isolated contact holes shrinked faster than the nested holes in thermal flow and the effect was reversed in 'shrink assist films for enhanced resolution' (SAFIER) technique. It was found that the most feasible shrink process for sub-80 nm contact hole patterning can be classified as Table II for Arf lithography.
引用
收藏
页码：L38 / L43
页数：6
相关论文
共 50 条
  • [21] The PIXBAR OPC for Contact-Hole Pattern in sub-70-nm Generation
    Chen, KunYuan
    Liao, ChunCheng
    Chen, ShuHao
    Wey, Todd
    Cheng, Phoeby
    Chou, Pinjan
    Schacht, Jochen
    Chou, Dyiann
    Jayaram, Srividya
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
  • [22] Effects of Voltage and Temperature Variations on the Electrical Masking Capability of Sub-65 nm Combinational Logic Circuits
    Olowogemo, Semiu A.
    Robinson, William H.
    Limbrick, Daniel B.
    2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
  • [23] Optimization of 193 nm contact hole resists for 100 nm node
    Kudo, T
    Alemy, EL
    Dammel, RR
    Kim, WK
    Lee, SH
    Masuda, S
    McKenzie, D
    Rahman, MD
    Romano, A
    Padmanaban, M
    Chun, JS
    Jung, JC
    Lee, SK
    Shin, KS
    Kim, HS
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2002, 15 (04) : 549 - 558
  • [24] Implementation of sub-150 nm contact hole pattern by resist flow process
    Kim, JS
    Choi, CI
    Kim, MS
    Bok, CK
    Kim, HS
    Baik, KH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (12B): : 6863 - 6868
  • [25] Analysis and optimization of leakage current characteristics in sub-65 nm dual Vt footed domino circuits
    Gong, Na
    Guo, Baozeng
    Lou, Jianzhong
    Wang, Jinhui
    MICROELECTRONICS JOURNAL, 2008, 39 (09) : 1149 - 1155
  • [26] RET application in 45nm node and 32nm node contact hole dry ArF lithography process development
    Miao, Xiangqun
    Xu, Xumou
    Chen, Yongmei
    Ordonio, Chris
    Bencher, Chris
    Ngai, Chris
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [27] Practical LEEPL masks for sub-65-nm node
    Yotsui, K
    Sumida, T
    Negishi, Y
    Yoshii, T
    Itoh, K
    Tamura, A
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 1268 - 1277
  • [28] Double exposure for the contact layer of the 65-nm node
    Owe-Yang, DC
    Yu, SS
    Chen, H
    Chang, CY
    Ho, BC
    Lin, JC
    Lin, BJ
    Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 171 - 180
  • [29] Optimizing manufacturability for the 65nm process node
    Pramanik, D
    Cote, M
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 326 - 333
  • [30] Ultra shallow junction formation using plasma doping and laser annealing for sub-65 nm technology nodes
    Yon, Guk-Hyon
    Buh, Gyoung Ho
    Park, Tai-Su
    Hong, Soo-Jin
    Shin, Yu Gyun
    Chung, U-In
    Moon, Joo-Tae
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 2961 - 2964
12345