A Novel design of a high speed hysteresis-based comparator in 90-nm CMOS technology

被引：0
|
作者：
Nanda, Satyabrata [1 ]
Panda, Avipsa S. [2 ]
Moganti, G. L. K. [3 ]
机构：
[1] Pune Inst Aviat Technol, Dept Avionics, Pune, Maharashtra, India
[2] Trident Acad Technol, Dept Elect & Telecommun Engn, Bhubaneswar, Odisha, India
[3] KIIT Univ, Sch Elect Engn, Bhubaneswar, Odisha, India
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP) | 2015年
关键词：
comparator; noisy output; analog-to-digital conversion; hysteresis; noisy comparator;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Analog-to-digital circuit converts an analog signal having continuous-time and continuous-amplitude to a discrete time and discrete-amplitude digital signal. A comparator is a vital block in any analog-to-digital circuit. The comparators play a crucial part in the analog to digital conversion. This paper puts forth the design of hysteresis comparator in 90-nm CMOS technology. The proposed comparator reduces the occurrence of noisy output and has high speed, in comparison to the conventional comparator. The circuit design and analysis has been done using Cadence.
引用
收藏
页码：388 / 391
页数：4
相关论文
共 50 条
  • [41] A Pipelined SAR ADC with Loading-Separating Technique in 90-nm CMOS Technology
    Lin, Sheng-Hsiung
    Lin, Jin-Fu
    Huang, Guan-Ying
    Chang, Soon-Jyh
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 264 - 267
  • [42] Performance Characterization of AES Datapath Architectures in 90-nm Standard Cell CMOS Technology
    Cheng Wang
    Howard M. Heys
    Journal of Signal Processing Systems, 2014, 75 : 217 - 231
  • [43] Performance Characterization of AES Datapath Architectures in 90-nm Standard Cell CMOS Technology
    Wang, Cheng
    Heys, Howard M.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 217 - 231
  • [44] 5 GS/s Track and Hold Circuit in 90-nm CMOS Technology Process
    dela Cerna Lowaton, Allenn
    Auguis, Daryl S.
    2015 INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY,COMMUNICATION AND CONTROL, ENVIRONMENT AND MANAGEMENT (HNICEM), 2015, : 492 - +
  • [45] Results of benchmarking of advanced CD-SEMs at the 90-nm CMOS technology node
    Bunday, BD
    Bishop, M
    Allgair, JA
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 151 - 172
  • [46] A 40 GHz quadrature LC VCO and frequency divider in 90-nm CMOS technology
    Usama, Muhammad
    Kwasniewski, Tad A.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3047 - 3050
  • [47] A 9-31-GHz subharmonic passive mixer in 90-nm CMOS technology
    Bao, Mingquan
    Jacobsson, Harald
    Aspemyr, Lars
    Carchon, Geert
    Sun, Xiao
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) : 2257 - 2264
  • [48] A high-speed analog comparator in 0.5μ CMOS technology
    Mahdy, A.
    Rassoul, R. A.
    Hamdy, N.
    PROCEEDINGS OF THE 25TH NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2008, 2008, : U683 - U689
  • [49] A 75-GHz phase-locked loop in 90-nm CMOS technology
    Lee, Jri
    Liu, Mingchung
    Wang, Huaide
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
  • [50] Design of high speed camera based on cmos technology
    Park, Sei-Hun
    An, Jun-Sick
    Tae-Seok, Oh
    Kim, Il-Hwan
    ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
12345