A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

被引:0
|
作者
Rezazadeh, Arshin [1 ]
Fathy, Mahmood [1 ]
Hassanzadeh, Amin [2 ]
机构
[1] Iran Univ Sci & Tech, Dept Comp Eng, Tehran, Iran
[2] Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran
关键词
Network-on-Chip; wormhole switching; interconnection; fault-tolerant routing; performance; mesh;
D O I
10.1109/AMS.2009.86
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a performance-enhancing fault-tolerant routing algorithm based on f-cube3 as a new solution for increasing the rate of switched and routed packets in NoCs. The f-cube3 algorithm is a wormhole-switched routing for 2-D mesh networks and has been used for block faults such as f-ring at and f-chain. We have enhanced the use of virtual channels per each physical link without adding new extra virtual channel. It is proposed that when a message is not blocked by fault, all virtual channels could be used. We have simulated both f-cube3 and our algorithm for the same conditions; message length, network size, traffic etc. As the simulation results show, our algorithm has a higher saturation point than f-cube3 algorithm. The results also show that our algorithm has more utilization of links and less blocked messages rate than f-cube3.
引用
收藏
页码:614 / +
页数:2
相关论文
共 50 条
  • [21] On the Design of a Fault-tolerant Photonic Network-on-Chip
    Meyer, Michael Conrad
    Ben Ahmed, Akram
    Tanaka, Yuki
    Ben Abdallah, Abderazek
    2015 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC 2015): BIG DATA ANALYTICS FOR HUMAN-CENTRIC SYSTEMS, 2015, : 821 - 826
  • [22] ERFAN: Efficient Reconfigurable Fault-Tolerant Deflection Routing Algorithm for 3-D Network-on-Chip
    Maabi, Somayeh
    Safaei, Farshad
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Dan
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 306 - 311
  • [23] Fault-Tolerant Routing Algorithm for Network on Chip without Virtual Channels
    Fukushima, Yusuke
    Fukushi, Masaru
    Horiguchi, Susumu
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 313 - 321
  • [24] Power and Area Evaluation of a Fault-Tolerant Network-on-Chip
    Kadeed, Thawra
    Rambo, Eberle A.
    Ernst, Rolf
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 190 - 195
  • [25] Designing fault-tolerant network-on-chip router architecture
    Eghbal, Ashkan
    Yaghini, Pooria M.
    Pedram, H.
    Zarandi, H. R.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (10) : 1181 - 1192
  • [26] Fault-Tolerant Application-Specific Network-on-Chip
    Koupaei, Fathollah Karimi
    Khademzadeh, Ahmad
    Janidarmian, Majid
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL II, 2011, : 734 - 738
  • [27] Fault-Tolerant Application Specific Network-on-Chip Design
    Shah, Parth
    Kanniganti, Abhishek
    Soumya, J.
    2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [28] Novel Fault-Tolerant Routing Technique for ZMesh Topology based Network-on-Chip Design
    Bhanu, P. Veda
    Govil, Vibhor
    Jagadeesh, Samala
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 1070 - 1074
  • [29] RFRA: Reconfigurable and Fault-tolerant Routing Algorithm without virtual channels for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Wang, Peng
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1615 - 1617
  • [30] AFRM: Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Wang, Peng
    Zhang, Xin
    Wang, Juan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (12)