A Performance-Enhancing Fault-Tolerant Routing Algorithm for Network-on-Chip in Uniform Traffic

被引:0
|
作者
Rezazadeh, Arshin [1 ]
Fathy, Mahmood [1 ]
Hassanzadeh, Amin [2 ]
机构
[1] Iran Univ Sci & Tech, Dept Comp Eng, Tehran, Iran
[2] Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran
关键词
Network-on-Chip; wormhole switching; interconnection; fault-tolerant routing; performance; mesh;
D O I
10.1109/AMS.2009.86
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a performance-enhancing fault-tolerant routing algorithm based on f-cube3 as a new solution for increasing the rate of switched and routed packets in NoCs. The f-cube3 algorithm is a wormhole-switched routing for 2-D mesh networks and has been used for block faults such as f-ring at and f-chain. We have enhanced the use of virtual channels per each physical link without adding new extra virtual channel. It is proposed that when a message is not blocked by fault, all virtual channels could be used. We have simulated both f-cube3 and our algorithm for the same conditions; message length, network size, traffic etc. As the simulation results show, our algorithm has a higher saturation point than f-cube3 algorithm. The results also show that our algorithm has more utilization of links and less blocked messages rate than f-cube3.
引用
收藏
页码:614 / +
页数:2
相关论文
共 50 条
  • [41] AFTER: Asynchronous Fault-Tolerant Router Design in Network-on-Chip
    Ouyang, Yiming
    Chen, Qi
    Wang, Xiumin
    Ouyang, Xiaoye
    Liang, Huaguo
    Du, Gaoming
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)
  • [42] Fault-Tolerant Flow Control With Dataflow Division In Network-on-Chip
    Wu, Yaoyi
    Jiang, Jiang
    Jiao, Jiajia
    Han, Xing
    FUTURE INFORMATION TECHNOLOGY, 2011, 13 : 300 - 304
  • [43] A Novel Fault-Tolerant Router Architecture for Network-on-Chip Reconfiguration
    Yan, Pengzhan
    Jiang, Shixiong
    Sridhar, Ramalingam
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 292 - 297
  • [44] Optimized Fault-Tolerant Buffer Design for Network-on-Chip Applications
    Pinheiro, Alan C.
    Silveira, Jarbas A. N.
    Tavares, Daniel A. B.
    Silva, Felipe G. A.
    Marcon, Cesar A. M.
    2019 IEEE 10TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2019, : 217 - 220
  • [45] RLARA: A TSV-Aware Reinforcement Learning Assisted Fault-Tolerant Routing Algorithm for 3D Network-on-Chip
    Jiao, Jiajia
    Shen, Ruirui
    Chen, Lujian
    Liu, Jin
    Han, Dezhi
    Witczak, Marcin
    ELECTRONICS, 2023, 12 (23)
  • [46] Fault-Tolerant Network Interface for Spatial Division Multiplexing Based Network-on-Chip
    Das, Anup
    Kumar, Akash
    Veeravalli, Bharadwaj
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [47] Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method
    Kurokawa, Yota
    Fukushi, Masaru
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (03): : 224 - 232
  • [48] LBFT: a fault-tolerant routing algorithm for load-balancing network-on-chip based on odd-even turn model
    Xie, Ruilian
    Cai, Jueping
    Xin, Xin
    Yang, Bo
    JOURNAL OF SUPERCOMPUTING, 2018, 74 (08): : 3726 - 3747
  • [49] Low-Cost Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Xin, Xin
    Yang, Bo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (04) : 910 - 913
  • [50] Fault-Tolerant Routing Mechanism in 3D Optical Network-on-Chip Based on Node Reuse
    Guo, Pengxing
    Hou, Weigang
    Guo, Lei
    Sun, Wei
    Liu, Chuang
    Bao, Hainan
    Duong, Luan H. K.
    Liu, Weichen
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (03) : 547 - 564