A Novel Method to Predict Die Shift During Compression Molding in Embedded Wafer Level Package

被引:0
|
作者
Khong, Chee Houe [1 ]
Kumar, Aditya [1 ]
Zhang, Xiaowu [1 ]
Sharma, Gaurav [1 ]
Vempati, Srinivasa Rao [1 ]
Vaidyanathan, Kripesh [1 ]
Lau, John Hon-Shing [1 ]
Kwong, Dim-Lee [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased functionality of cellular phones and handheld devices requires system level integration. Thus there is a strong demand in cell phone maker to move to embedded micro wafer level packaging (EMWLP). But the major problem encountered is die shift during compression molding. This paper presents a novel method to predict the die shift during wafer level molding process. A series of parametric studies are performed by changing the die thickness, die pitch distance and top mold chaste compression velocity. The effect of thinning down the chip thickness affects the pressure difference and local shear rate on the chip surfaces. The rate of change of epoxy mold compound fluid pressure across the die top surfaces is not constant. The local shear rate is increasing linearly from the centre of the wafer to the outermost die. From the parametric studies, the die shift is inversely proportional to the die thickness for wafer level molding. Such a phenomenon will reduce the lithography alignment error in the next process. This paper also shows that by reducing die pitch distance of a 5 x 5 mm(2), 500 mu m thick chip, the die shift decreases by a factor of 12%. In addition, the top mold chaste compression velocity contributes to the die shift by as much as 28% when the velocity is reduced by 50% from 100 mu m/sec to 50 mu m/sec Finally it is observed from experiment result that the die shift is not constant in all directions.
引用
收藏
页码:535 / 541
页数:7
相关论文
共 50 条
  • [1] Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding
    Sharma, Gaurav
    Kumar, Aditya
    Rao, Vempati Srinivas
    Ho, Soon Wee
    Kripesh, Vaidyanathan
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (04): : 502 - 509
  • [2] Study on mold flow during compression molding for embedded wafer level package (EMWLP) with multiple chips
    Sorono, Dexter Velez
    Lin, Ji
    Chong, Chai Tai
    Chong, Ser Choong
    Vempati, Srinivasa Rao
    [J]. PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 336 - 341
  • [3] Wafer Compression Molding Warpage Optimization for Wafer Level Package
    Xu, Cheng
    Sun, Peng
    Liu, Zhu
    Liu, Jun
    [J]. 2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [4] Comprehensive Study on the Interactions of Multiple Die Shift Mechanisms During Wafer Level Molding of Multichip-Embedded Wafer Level Packages
    Ling, Ho Siow
    Lin, Bu
    Choong, Chong Ser
    Velez, Sorono Dexter
    Chong, Chai Tai
    Zhang, Xiaowu
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (06): : 1090 - 1098
  • [5] Investigation on Die Shift Issues in the 12-in Wafer-Level Compression Molding Process
    Bu, Lin
    Ho, Siowling
    Velez, Sorono Dexter
    Chai, Taichong
    Zhang, Xiaowu
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1647 - 1653
  • [6] Compression molding encapsulants for wafer-level embedded active devices Wafer warpage control by epoxy molding compounds
    Kwon, Kihyeok
    Lee, Yoonman
    Kim, Junghwa
    Chung, Joo Young
    Jung, Kyunghag
    Park, Yong-Yeop
    Lee, Donghwan
    Kim, Sang Kyun
    [J]. 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 319 - +
  • [7] Compensation Method for Die Shift Caused by Flow Drag Force in Wafer-Level Molding Process
    Yeon, Simo
    Park, Jeanho
    Lee, Hye-Jin
    [J]. MICROMACHINES, 2016, 7 (06):
  • [8] Wafer Level Compression Molding Compounds
    Hasegawa, Taku
    Abe, Hidenori
    Ikeuchi, Takatoshi
    [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1400 - 1405
  • [9] Comprehensive Investigation of Die Shift in Compression Molding Process for 12 Inch Fan-Out Wafer Level Packaging
    Han, Yong
    Ding, Mian Zhi
    Lin, Bu
    Choong, Chong Ser
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1605 - 1610
  • [10] Design and development of a multi-die embedded micro wafer level package
    Kripesh, Vaidyanathan
    Rao, Vempati Srinivas
    Kumar, Aditya
    Sharma, Gaurav
    Houe, Khong Chee
    Zhang Xiaowu
    Mong, Khoo Yee
    Khan, Navas
    Lau, John
    [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1544 - 1549