共 22 条
- [1] Investigation on Die Shift Issues in the 12-in Wafer-Level Compression Molding Process [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1647 - 1653
- [2] Wafer-level failure analysis process flow [J]. Electronic Device Failure Analysis, 2010, 12 (02): : 4 - 11
- [4] Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (04): : 502 - 509
- [5] A Novel Method to Predict Die Shift During Compression Molding in Embedded Wafer Level Package [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 535 - 541
- [7] Comprehensive Investigation of Die Shift in Compression Molding Process for 12 Inch Fan-Out Wafer Level Packaging [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1605 - 1610
- [8] Design and Optimization of Wafer-Level Compression Molding Process for One Chip Plus Multiple Decaps [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (05): : 606 - 613
- [9] Theoretical Prediction of Flow- and Thermo-mechanical-induced Die Shift in Fan-out Wafer-Level Packaging [J]. 2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
- [10] A ROOM TEMPERATURE, ZERO FORCE, WAFER-LEVEL ATTACHMENT METHOD FOR MEMS INTEGRATION [J]. 26TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2013), 2013, : 267 - 270