Predictability in RT-Level designs

被引:2
|
作者
Srivastava, A [1 ]
Kursun, E [1 ]
Sarrafzadeh, M [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
predictability; power estimation; high level synthesis; knapsack;
D O I
10.1142/S0218126602000483
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The primary objective of this paper is to provide an initial impetus to predictability driven design flow. Predictability is the quantified form of accuracy. The novelty lies in defining and using the idea of predictability. In order to illustrate the basic concepts we focus on the power estimation problem in RT-Level designs. Our experiments showed that predictability at RT-Level could be improved by making the resource delay constraints more stringent. This procedure may come with increased power dissipation. We present an optimal pseudo-polynomial time algorithm to optimize predictability while keeping the increase in power dissipation within a budget. We further extend this algorithm to generate an E-approximate solution in polynomial time where E is a user defined parameter. The algorithm probably generates solutions that differ at-most epsilonC(max) from the optimal. The future work would include extending the concept of predictability to other levels of design flow and other cost function. We envision a design automation system which does effective tradeoff between predictability and cost hence enabling efficient design exploration.
引用
收藏
页码:323 / 332
页数:10
相关论文
共 50 条
  • [41] Accurate RT-level power estimation using up-down encoding
    Sum, MY
    Huang, SY
    Weng, CC
    Chang, KS
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 69 - 72
  • [42] Selective Resource Sharing with RT-Level Retiming for Clock Enhancement in High-Level Synthesis
    Hara-Azumi, Yuko
    Matsuba, Toshinobu
    Tomiyama, Hiroyuki
    Honda, Shinya
    Takada, Hiroaki
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 1534 - 1540
  • [43] Non-scan design-for-testability of RT-level data paths
    Dey, Sujit
    Potkonjak, Miodrag
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 640 - 645
  • [44] A Dependable ASIC Architecture with RT-level Rollback for Controller Soft Error Recovery
    Inoue, Keisuke
    2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,
  • [45] Implicit functionality and multiple branch coverage (IFMB):: a testability metric for RT-Level
    Santos, MB
    Gonçalves, FM
    Teixeira, IC
    Teixeira, JP
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 377 - 385
  • [46] Transformations and resynthesis for testability of RT-level control-data path specifications
    Bhattacharya, Subhrajit
    Brglez, Franc
    Dey, Sujit
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993, 1 (03) : 304 - 318
  • [47] SymFony:: A hybrid topological-symbolic ATPG exploiting RT-level information
    Corno, F
    Gläser, U
    Prinetto, P
    Reorda, MS
    Vierhaus, HT
    Violante, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 191 - 202
  • [48] On combining fault classification and error propagation analysis in RT-level dependability evaluation
    Ammari, A
    Hadjiat, K
    Leveugle, R
    10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 227 - 232
  • [49] Predicate abstraction of RT-Level Verilog using symbolic simulation and constraint logic programming
    Li, Tun
    Qu, Wan-Xia
    Guo, Yang
    Liu, Gong-Jie
    Li, Si-Kun
    Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (07): : 1138 - 1144
  • [50] Nonscan design-for-testability techniques using RT-level design information
    Dey, S
    Potkonjak, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1488 - 1506