On combining fault classification and error propagation analysis in RT-level dependability evaluation

被引:4
|
作者
Ammari, A [1 ]
Hadjiat, K [1 ]
Leveugle, R [1 ]
机构
[1] TIMA Lab, F-38031 Grenoble, France
关键词
D O I
10.1109/OLT.2004.1319692
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Early analysis of the functional impact of faults aims either at classifying the faults according to their main potential effect, or at analyzing more in depth the error propagation paths in the circuit. This paper presents the results of extensive SEU-like fault injections performed on a VHDL model of the 8051 micro-controller. The advantage of combining the two types of analyses and the impact of the workload are discussed.
引用
收藏
页码:227 / 232
页数:6
相关论文
共 50 条
  • [1] Combined Fault Classification and Error Propagation Analysis to Refine RT-Level Dependability Evaluation
    A. Ammari
    K. Hadjiat
    R. Leveugle
    Journal of Electronic Testing, 2005, 21 : 365 - 376
  • [2] Combined fault classification and error propagation analysis to refine RT-level dependability evaluation
    Ammari, A
    Hadjiat, K
    Leveugle, R
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (04): : 365 - 376
  • [3] System-level dependability analysis with RT-Level fault injection accuracy
    Leveugle, R
    Cimonnet, D
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 451 - 458
  • [4] RT-level fault simulation based on symbolic propagation
    Sinanoglu, O
    Orailoglu, A
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 240 - 245
  • [5] Evaluation of a software-based error detection technique by RT-Level fault injection
    Ammari, A
    Nicolescu, B
    Leveugle, R
    Savaria, Y
    DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 488 - +
  • [6] Efficient RT-level fault diagnosis
    Sinanoglu, O
    Orailoglu, A
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 166 - 174
  • [7] Efficient RT-Level Fault Diagnosis
    Ozgur Sinanoglu
    Alex Orailoglu
    Journal of Computer Science and Technology, 2005, 20 : 166 - 174
  • [8] Efficient RT-level fault diagnosis methodology
    Sinanoglu, O
    Orailoglu, A
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 212 - 217
  • [9] An RT-level fault model with high gate level correlation
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 3 - 8
  • [10] Statistical sampling and regression analysis for RT-level power evaluation
    Hsieh, CT
    Wu, Q
    Ding, CS
    Pedram, M
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 583 - 588