On combining fault classification and error propagation analysis in RT-level dependability evaluation

被引：4
|
作者：
Ammari, A [1 ]
Hadjiat, K [1 ]
Leveugle, R [1 ]
机构：
[1] TIMA Lab, F-38031 Grenoble, France
来源：
10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/OLT.2004.1319692
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Early analysis of the functional impact of faults aims either at classifying the faults according to their main potential effect, or at analyzing more in depth the error propagation paths in the circuit. This paper presents the results of extensive SEU-like fault injections performed on a VHDL model of the 8051 micro-controller. The advantage of combining the two types of analyses and the impact of the workload are discussed.
引用
收藏
页码：227 / 232
页数：6
相关论文
共 50 条
  • [11] An RT-level concurrent error detection technique for data dominated systems
    Goloubeva, O
    Reorda, MS
    Violante, M
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 159 - 159
  • [12] Testability analysis and ATPG on behavioral RT-level VHDL
    Corno, F
    Prinetto, P
    Reorda, MS
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 753 - 759
  • [13] A Dependable ASIC Architecture with RT-level Rollback for Controller Soft Error Recovery
    Inoue, Keisuke
    2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,
  • [14] Observability-enhanced statement coverage evaluation method at RT-level
    Advanced Test Technology Laboratory, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080, China
    不详
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2006, 1 (62-68):
  • [15] Cycle-accurate macro-models for RT-level power analysis
    Qiu, QR
    Wu, Q
    Pedram, M
    Ding, CS
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 125 - 130
  • [16] Cycle-accurate macro-models for RT-level power analysis
    Wu, Q
    Qiu, Q
    Pedram, M
    Ding, CS
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 520 - 528
  • [17] On dependability evaluation of fieldbus networks: A permanent fault analysis
    Carvalho, A
    Portugal, P
    IECON'01: 27TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2001, : 299 - 304
  • [18] On dependability evaluation of fieldbus networks: A transient fault analysis
    Carvalho, A
    Portugal, P
    FIELDBUS SYSTEMS AND THEIR APPLICATIONOS 2001 (FET'2001), 2002, : 75 - 82
  • [19] Fault Effects Analysis and Reporting System for Dependability Evaluation
    Gawkowski, Piotr
    Kuczynska, Monika Anna
    Komorowska, Agnieszka
    ROUGH SETS AND CURRENT TRENDS IN COMPUTING, PROCEEDINGS, 2010, 6086 : 524 - 533
  • [20] An application of hopfield networks to worst-case power analysis of rt-level vlsi systems
    Macii, E
    Poncino, M
    INTERNATIONAL JOURNAL OF ENGINEERING SCIENCE, 1997, 35 (08) : 783 - 792
12345