共 50 条
- [21] RT-Level Vector Selection for Realistic Peak Power Simulation GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 576 - 581
- [22] RT-level ITC'99 benchmarks and first ATPG results IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (03): : 44 - 53
- [23] Statistical sampling and regression analysis for RT-level power evaluation 1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 583 - 588
- [24] System-level dependability analysis with RT-Level fault injection accuracy 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 451 - 458
- [25] AUTOMATED SYNTHESIS OF DIGITAL CIRCUITS FROM RT-LEVEL DESCRIPTION IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1985, 132 (05): : 265 - 277
- [26] Behavioral emulation of synthesized RT-level descriptions using VLIW architectures NINTH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING - PROCEEDINGS, 1998, : 70 - 75
- [27] Power Modeling on FPGA: A Neural Model for RT-Level Power Estimation 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2018, : 309 - 313
- [28] WaLo: Security Primitive Generator for RT-Level Logic Locking and Watermarking Proceedings of the 2020 Asian Hardware Oriented Security and Trust Symposium, AsianHOST 2020, 2020,
- [30] Automatic test program generation from RT-level microprocessor descriptions PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 120 - 125