Predictability in RT-Level designs

被引:2
|
作者
Srivastava, A [1 ]
Kursun, E [1 ]
Sarrafzadeh, M [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
predictability; power estimation; high level synthesis; knapsack;
D O I
10.1142/S0218126602000483
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The primary objective of this paper is to provide an initial impetus to predictability driven design flow. Predictability is the quantified form of accuracy. The novelty lies in defining and using the idea of predictability. In order to illustrate the basic concepts we focus on the power estimation problem in RT-Level designs. Our experiments showed that predictability at RT-Level could be improved by making the resource delay constraints more stringent. This procedure may come with increased power dissipation. We present an optimal pseudo-polynomial time algorithm to optimize predictability while keeping the increase in power dissipation within a budget. We further extend this algorithm to generate an E-approximate solution in polynomial time where E is a user defined parameter. The algorithm probably generates solutions that differ at-most epsilonC(max) from the optimal. The future work would include extending the concept of predictability to other levels of design flow and other cost function. We envision a design automation system which does effective tradeoff between predictability and cost hence enabling efficient design exploration.
引用
收藏
页码:323 / 332
页数:10
相关论文
共 50 条
  • [1] ESTA: An efficient method for reliability enhancement of RT-Level designs
    Karimi, Naghmeh
    Mirkhani, Shahrzad
    Navabi, Zainalabedin
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 195 - +
  • [2] RT-LEVEL SYNTHESIS
    TIRADO, F
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 757 - 757
  • [3] Path Predicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs
    Urdahl, Joakim
    Stoffel, Dominik
    Kunz, Wolfgang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 291 - 304
  • [4] Efficient RT-level fault diagnosis
    Sinanoglu, O
    Orailoglu, A
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 166 - 174
  • [5] Efficient RT-Level Fault Diagnosis
    Ozgur Sinanoglu
    Alex Orailoglu
    Journal of Computer Science and Technology, 2005, 20 : 166 - 174
  • [6] Efficient RT-level fault diagnosis methodology
    Sinanoglu, O
    Orailoglu, A
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 212 - 217
  • [7] RT-level fault simulation based on symbolic propagation
    Sinanoglu, O
    Orailoglu, A
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 240 - 245
  • [8] An RT-level fault model with high gate level correlation
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 3 - 8
  • [9] An RT-level ATPG based on clustering of circuit states
    Li, HW
    Min, YH
    Li, ZC
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 213 - 218
  • [10] Scheduling and binding bonnds for RT-level symbolic execution
    Monahan, C
    Brewer, F
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 230 - 235