共 50 条
- [1] Synthesis of Scan Chains for Netlist Descriptions at RT-Level [J]. Journal of Electronic Testing, 2002, 18 : 189 - 201
- [2] Synthesis of scan chains for netlist descriptions at RT-Level [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 189 - 201
- [3] Predictability in RT-Level designs [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (04) : 323 - 332
- [4] RT-level TPG exploiting high-level synthesis information [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 341 - 346
- [5] Low-power RT-level synthesis techniques: a tutorial [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (03): : 333 - 343
- [6] AUTOMATED SYNTHESIS OF DIGITAL CIRCUITS FROM RT-LEVEL DESCRIPTION [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1985, 132 (05): : 265 - 277
- [7] Efficient RT-level fault diagnosis [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 166 - 174
- [8] Efficient RT-Level Fault Diagnosis [J]. Journal of Computer Science and Technology, 2005, 20 : 166 - 174
- [9] Concurrent skew and control step assignments in RT-level datapath synthesis [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2018 - 2021
- [10] Efficient RT-level fault diagnosis methodology [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 212 - 217