A high-speed, programmable, CSD coefficient fir filter

被引：0
|
作者：
Tang, ZW [1 ]
Zhang, J
Min, H
机构：
[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China
[2] Fudan Univ, Syst State Key Lab, Shanghai 200433, Peoples R China
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2002年 / 48卷 / 04期
关键词：
finite impulse response filter; application specific integrated circuit; canonic signed-digit encode; booth multiplier; wallace adder tree;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new high-speed, programmable FIR filter is presented, which is a multiplierless filter with CSD encoding coefficients. In this paper, we propose a new programmable CSD encoding structure to make CSD coefficients programmable. Compared with the conventional FIR structure with Booth multipliers, this coding structure improves the speed of filter and decreases the area. In the end of this paper, we design a 10-bits, 18-taps video luminance filter with the presented filter structure. The completed filter core occupies 6.8x6.8 mm(2) of silicon area in 0.6mum 2P2M CMOS technology, and its maximum work frequency is 100MHz.
引用
收藏
页码：834 / 837
页数：4
相关论文
共 50 条
  • [1] A high-speed, programmable, CSD coefficient FIR filter
    Tang, ZW
    Zhang, ZP
    Zhang, J
    Min, H
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 397 - 400
  • [2] High-speed FIR digital filter with CSD coefficients implemented on FPGA
    Yamada, M
    Nishihara, A
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 7 - 8
  • [3] Design and implementation of a high-speed programmable polyphase FIR filter
    Xiong, CH
    Chen, H
    Zhong, SN
    Wang, H
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 783 - 787
  • [4] A high-speed programmable FIR digital filter using switching arrays
    Hong, KT
    Yi, SD
    Chung, KM
    [J]. APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 492 - 495
  • [5] A programmable FIR digital filter using CSD coefficients
    Khoo, KY
    Kwentus, A
    Willson, AN
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 869 - 874
  • [6] A HIGH-SPEED FIR FILTER DESIGNED BY COMPILER
    HARTLEY, R
    CORBETT, P
    JACOB, P
    KARR, S
    [J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 587 - 590
  • [7] Verification of Search Process in CSD Coefficient FIR Filter Design
    Sasahara, Tomohiro
    Suyama, Kenji
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 482 - 486
  • [8] Search Process in Metaheuristics for CSD Coefficient FIR Filter Design
    Sasahara, Tomohiro
    Suyama, Kenji
    [J]. 2016 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2016,
  • [9] A Reconfigurable High-speed Spiral FIR Filter Architecture
    Figuli, Shalina Percy Delicia
    Figuli, Peter
    Becker, Juergen
    [J]. 2017 40TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2017, : 532 - 537
  • [10] NOVEL PROGRAMMABLE HIGH-SPEED ANALOG TRANSVERSAL FILTER
    GREEN, JB
    KINO, GS
    WALKER, JT
    SHOTT, JD
    [J]. ELECTRON DEVICE LETTERS, 1982, 3 (10): : 289 - 291
12345