A high-speed, programmable, CSD coefficient fir filter

被引：51

作者：

Tang, ZW ^{[1
]}

Zhang, J

Min, H

机构：

[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China

[2] Fudan Univ, Syst State Key Lab, Shanghai 200433, Peoples R China

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2002年 / 48卷 / 04期

关键词：

finite impulse response filter; application specific integrated circuit; canonic signed-digit encode; booth multiplier; wallace adder tree;

D O I：

10.1109/TCE.2003.1196409

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new high-speed, programmable FIR filter is presented, which is a multiplierless filter with CSD encoding coefficients. In this paper, we propose a new programmable CSD encoding structure to make CSD coefficients programmable. Compared with the conventional FIR structure with Booth multipliers, this coding structure improves the speed of filter and decreases the area. In the end of this paper, we design a 10-bits, 18-taps video luminance filter with the presented filter structure. The completed filter core occupies 6.8x6.8 mm(2) of silicon area in 0.6mum 2P2M CMOS technology, and its maximum work frequency is 100MHz.

引用

下载

页码：834 / 837

页数：4

共 50 条

[21] A HIGH-SPEED PROGRAMMABLE CMOS INTERFACE SYSTEM COMBINING D/A CONVERSION AND FIR FILTERING
HENRIQUES, BG
FRANCA, JE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) : 972 - 977
[22] High-speed programmable CMOS interface system combining D/A conversion and FIR filtering
Henriques, Bernardo G.
Franca, Jose E.
IEEE Journal of Solid-State Circuits, 1994, 29 (08): : 972 - 977
[23] Realization of high speed for FIR filter
Yuan, Jing
Gao, Yong
Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2006, 21 (01): : 118 - 122
[24] HIGH-SPEED PROGRAMMABLE MULTIFUNCTION SYNCHRONIZER
ABRAMOVICH, DI
BUTSKII, VV
ZALUZHNYI, AA
NAUMOV, NV
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1984, 27 (04) : 887 - 889
[25] High-speed programmable optical attenuator
Riza, NA
Yaqoob, Z
ADVANCES IN OPTICAL INFORMATION PROCESSING IX, 2000, 4046 : 96 - 100
[26] FIR filter optimisation as pre-emphasis of high-speed backplane data transmission
Li, M
Wang, S
Tao, Y
Kwasniewski, T
ELECTRONICS LETTERS, 2004, 40 (14) : 912 - 913
[27] Bit-level optimized FIR filter architectures for high-speed decimation applications
Blad, Anton
Gustafsson, Oscar
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1914 - 1917
[28] FIR filter optimization as pre-emphasis of high-speed backplane data transmission
Li, M
Kwasniewski, T
Wang, SJ
Tao, YM
2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 773 - 776
[29] A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm
Meher, Pramod K.
Maheshwari, Megha
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 121 - 124
[30] An ACO Approach for Design of CSD Coefficient FIR Filters
Sasahara, Tomohiro
Suyama, Kenji
2015 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2015, : 463 - 468

← 1 2 3 4 5 →