A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm

被引:0
|
作者
Meher, Pramod K. [1 ]
Maheshwari, Megha [2 ]
机构
[1] Inst Infocomm Res, Dept Embedded Syst, Singapore, Singapore
[2] Nanyang Technol Univ, Sch Technol Engn, Singapore, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a modified delayed least means square (DLMS) adaptive algorithm to achieve lower adaptation-delay. Besides, we have proposed an efficient pipelined architecture for the implementation of this adaptive filter. We have shown that the proposed DLMS adaptive filter can be implemented by a pipelined inner-product computation unit for calculation of feedback error, and a pipelined weight-update unit consisting of N parallel multiply accumulators, for filter order N. From the synthesis results we find that the existing direct-form structure of [8] involves nearly 50% more area-delay product (ADP) and nearly 74% more energy per sample (EPS) than the proposed one, in average, for filter orders N = 8, 16 and 32. The best of the existing systolic structures [7], similarly, involves nearly 43% more ADP and nearly 35% higher EPS than the proposed one for the same filter orders.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 50 条
  • [1] DELAYED BLOCK LMS ALGORITHM AND CONCURRENT ARCHITECTURE FOR HIGH-SPEED IMPLEMENTATION OF ADAPTIVE FIR FILTERS
    Mohanty, Basant K.
    Meher, Promod K.
    [J]. 2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 2529 - +
  • [2] An Efficient Architecture for the Adaptive Filter Using Delayed LMS Algorithm
    Priya, P.
    Babu, P.
    [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [3] A Reconfigurable High-speed Spiral FIR Filter Architecture
    Figuli, Shalina Percy Delicia
    Figuli, Peter
    Becker, Juergen
    [J]. 2017 40TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2017, : 532 - 537
  • [4] A high-speed realization of the delayed dual sign LMS algorithm
    Wang, Mingjiang
    Zhao, Boya
    Liu, Ming
    [J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (07):
  • [5] High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm
    Liu, Ming
    Guan, Mingxiang
    Wu, Zhou
    Sun, Chongwu
    Zhang, Weifeng
    Wang, Mingjiang
    [J]. MOBILE NETWORKS & APPLICATIONS, 2022, 27 (04): : 1593 - 1603
  • [6] Low Power and Area Efficient FIR Filter Using Adaptive LMS Algorithm
    Dasharatha, M.
    Naik, B. Rajendra
    Reddy, N. S. S.
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 453 - 456
  • [7] High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm
    Ming Liu
    Mingxiang Guan
    Zhou Wu
    Chongwu Sun
    Weifeng Zhang
    Mingjiang Wang
    [J]. Mobile Networks and Applications, 2022, 27 : 1593 - 1603
  • [8] A High-Speed VLSI Architecture for Motion Estimation Using Modified Adaptive Rood Pattern Search Algorithm
    Biswas, Baishik
    Mukherjee, Rohan
    Chakrabarti, Indrajit
    Dutta, Pranab Kumar
    Ray, Ajoy Kumar
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (10) : 4548 - 4567
  • [9] A High-Speed VLSI Architecture for Motion Estimation Using Modified Adaptive Rood Pattern Search Algorithm
    Baishik Biswas
    Rohan Mukherjee
    Indrajit Chakrabarti
    Pranab Kumar Dutta
    Ajoy Kumar Ray
    [J]. Circuits, Systems, and Signal Processing, 2018, 37 : 4548 - 4567
  • [10] A pipelined LMS adaptive FIR filter architecture without adaptation delay
    Douglas, SC
    Zhu, QH
    Smith, KF
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1998, 46 (03) : 775 - 779