A HIGH-SPEED FIR FILTER DESIGNED BY COMPILER

被引：0
|
作者：
HARTLEY, R
CORBETT, P
JACOB, P
KARR, S
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：587 / 590
页数：4
相关论文
共 50 条
  • [1] A Reconfigurable High-speed Spiral FIR Filter Architecture
    Figuli, Shalina Percy Delicia
    Figuli, Peter
    Becker, Juergen
    [J]. 2017 40TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2017, : 532 - 537
  • [2] A high-speed, programmable, CSD coefficient fir filter
    Tang, ZW
    Zhang, J
    Min, H
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (04) : 834 - 837
  • [3] A high-speed, programmable, CSD coefficient FIR filter
    Tang, ZW
    Zhang, ZP
    Zhang, J
    Min, H
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 397 - 400
  • [4] Design techniques for silicon compiler implementations of high-speed FIR digital filters
    Hawley, RA
    Wong, BC
    Lin, TJ
    Laskowski, J
    Samueli, H
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 656 - 667
  • [5] Design and implementation of a high-speed programmable polyphase FIR filter
    Xiong, CH
    Chen, H
    Zhong, SN
    Wang, H
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 783 - 787
  • [6] Design of a High-Speed Digital FIR Filter Based on FPGA
    Xu, Guosheng
    [J]. MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4571 - 4577
  • [7] Design of high-speed FIR filter with Distributed Parallel Structure
    Lei, Mengxue
    Ma, Zhongsong
    [J]. 2016 IEEE INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2016, : 511 - 514
  • [8] Area Optimization Algorithms in High-Speed Digital FIR Filter Synthesis
    Aksoy, Levent
    Gunes, Ece Olcay
    [J]. SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 64 - 69
  • [9] Implementation of high-speed up/down conversion FIR filter on FPGA
    Wang, Yong-Gang
    [J]. Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2005, 20 (02): : 166 - 169
  • [10] High-speed FIR digital filter with CSD coefficients implemented on FPGA
    Yamada, M
    Nishihara, A
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 7 - 8
12345