Design and implementation of a high-speed programmable polyphase FIR filter

被引：14
|
作者：
Xiong, CH [1 ]
Chen, H [1 ]
Zhong, SN [1 ]
Wang, H [1 ]
机构：
[1] Beijing Inst Technol, Dept Elect Engn, ASIC Lab, Beijing, Peoples R China
来源：
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ICASIC.2003.1277327
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
FIR filters that provide linear phases are frequently used in digital signal processing, voice and data transmission. Polyphase FIR filters are applied in many practical applications of DSPs that require the sampling rate of a signal to be changed. This paper describes the design and implementation of a high-speed programmable polyphase FIR filter. The FIR is designed to run automatically under all conditions according to the programmable configuration word including symmetry/asymmetry, odd/even taps, 32 taps up to 2-56 taps. The maximum sampling frequency is obtained as 100MHz.
引用
收藏
页码：783 / 787
页数：5
相关论文
共 50 条
  • [1] A high-speed, programmable, CSD coefficient fir filter
    Tang, ZW
    Zhang, J
    Min, H
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (04) : 834 - 837
  • [2] A high-speed, programmable, CSD coefficient FIR filter
    Tang, ZW
    Zhang, ZP
    Zhang, J
    Min, H
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 397 - 400
  • [3] A high-speed programmable FIR digital filter using switching arrays
    Hong, KT
    Yi, SD
    Chung, KM
    [J]. APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 492 - 495
  • [4] The implementation of a high speed adaptive FIR filter on a field programmable gate array
    Vella, Marc
    Debono, Carl J.
    [J]. CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 113 - 116
  • [5] Design of a High-Speed Digital FIR Filter Based on FPGA
    Xu, Guosheng
    [J]. MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4571 - 4577
  • [6] Design of high-speed FIR filter with Distributed Parallel Structure
    Lei, Mengxue
    Ma, Zhongsong
    [J]. 2016 IEEE INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2016, : 511 - 514
  • [7] Implementation of high-speed up/down conversion FIR filter on FPGA
    Wang, Yong-Gang
    [J]. Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2005, 20 (02): : 166 - 169
  • [8] An integration of polyphase filter and polyphase mixer architecture for high-speed DDC
    Liu, Qing
    Hong, Peng
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 319 - +
  • [9] Design and FPGA Implementation of High-speed Parallel FIR Filters
    Hou, Baolin
    Yao, Yuancheng
    Qin, Mingwei
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS, ROBOTICS AND AUTOMATION (ICMRA 2015), 2015, 15 : 975 - 979
  • [10] The Design of FIR Filter Based on Improved DA and Implementation to High-Speed Ground Penetrating Radar System
    Li, Jixi
    Bai, Xu
    Han, Shuai
    Yu, Yue
    [J]. 2020 16TH INTERNATIONAL WIRELESS COMMUNICATIONS & MOBILE COMPUTING CONFERENCE, IWCMC, 2020, : 1140 - 1144
12345