Design and implementation of a high-speed programmable polyphase FIR filter

被引：14
|
作者：
Xiong, CH [1 ]
Chen, H [1 ]
Zhong, SN [1 ]
Wang, H [1 ]
机构：
[1] Beijing Inst Technol, Dept Elect Engn, ASIC Lab, Beijing, Peoples R China
来源：
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ICASIC.2003.1277327
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
FIR filters that provide linear phases are frequently used in digital signal processing, voice and data transmission. Polyphase FIR filters are applied in many practical applications of DSPs that require the sampling rate of a signal to be changed. This paper describes the design and implementation of a high-speed programmable polyphase FIR filter. The FIR is designed to run automatically under all conditions according to the programmable configuration word including symmetry/asymmetry, odd/even taps, 32 taps up to 2-56 taps. The maximum sampling frequency is obtained as 100MHz.
引用
收藏
页码：783 / 787
页数：5
相关论文
共 50 条
  • [41] DESIGN AND IMPLEMENTATION OF A HIGH-SPEED TRANSPORT PROTOCOL
    NETRAVALI, AN
    ROOME, WD
    SABNANI, K
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1990, 38 (11) : 2010 - 2024
  • [42] Design and implementation of a reconfigurable FIR filter
    Chen, KH
    Chiueh, TD
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 205 - 208
  • [43] Design of high-speed and flexible controllers in programmable logic devices
    Grbic, A
    Srbljic, S
    Vranesic, Z
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1265 - 1271
  • [44] A HIGH-SPEED PROGRAMMABLE CMOS INTERFACE SYSTEM COMBINING D/A CONVERSION AND FIR FILTERING
    HENRIQUES, BG
    FRANCA, JE
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) : 972 - 977
  • [45] High-speed programmable CMOS interface system combining D/A conversion and FIR filtering
    Henriques, Bernardo G.
    Franca, Jose E.
    [J]. IEEE Journal of Solid-State Circuits, 1994, 29 (08): : 972 - 977
  • [46] A Digitally Programmable Polyphase Filter for Bluetooth
    Alzaher, Hussain A.
    Tasadduq, Noman A.
    [J]. MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 592 - 596
  • [47] High-Speed Parallel Matched Filter Designing and FPGA Implementation
    ZHANG Qinglin
    [J]. Wuhan University Journal of Natural Sciences, 2010, 15 (04) : 335 - 339
  • [48] Realization of high speed for FIR filter
    Yuan, Jing
    Gao, Yong
    [J]. Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2006, 21 (01): : 118 - 122
  • [49] Design of Polyphase FIR Filter using Bypass Feed Direct Multiplier
    Deshmukh, Rahul M.
    Keote, Rashmi
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1640 - 1643
  • [50] High-Speed and Low-Cost FIR Filter Design using ZEOD Method, Faithful Truncation and Rounding
    Reddy, D. Vamsidhar
    Bhaskar, Lala
    [J]. PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
12345