An ultra low voltage SOI CMOS pass-gate logic

被引：0

作者：

Fuse, T ^{[1
]}

Oowaki, Y ^{[1
]}

Terauchi, M ^{[1
]}

Watanabe, S ^{[1
]}

Yoshimi, M ^{[1
]}

Ohuchi, K ^{[1
]}

Matsunaga, J ^{[1
]}

机构：

[1] TOSHIBA CO LTD, MICROELECT ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1997年 / E80C卷 / 03期

关键词：

SOI; 0.5 V operation; ultra low voltage; pass-gate logic; body bias control;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra low voltage CMOS pass-gate logic using body-bias controlled SOI MOSFETs has been developed. The logic is composed of gate-body connected SOI pass-gates and a CMOS buffer with the body-bias controlled by the complementary double-rail input. The full-adder using the proposed logic improved the lowest operation voltage by 27%, compared with the SOI CPL (Complementary Pass-Gate Logic). For a 16 X 16 bit multiplier, the power-delay product achieved 70 pJ (including 50 pF I/O) at 0.5 V power supply, which was more than 1 order of magnitude improvement over the bulk CPL.

引用

页码：472 / 477

页数：6

共 50 条

[41] Ultra Low Energy CMOS Logic Using Below-Threshold Dual-Voltage Supply
Kim, Kyungseok
Agrawal, Vishwani D.
JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (04) : 460 - 470
[42] Low-power CMOS threshold-logic gate
Avedillo, MJ
Quintana, JM
Rueda, A
Jimenez, E
ELECTRONICS LETTERS, 1995, 31 (25) : 2157 - 2159
[43] Low-power logic styles: CMOS versus pass-transistor logic
Zimmermann, R
Fichtner, W
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 1079 - 1090
[44] Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits
Ytterdal, T
Aunet, S
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 393 - 396
[45] New Insights into the HCI Degradation of Pass-gate Transistor in Advanced FinFET Technology
Ren, Pengpeng
Liu, Changze
Wan, Sanping
Zhang, Jiayang
Yu, Zhuoqing
Liu, Nie
Sun, Yongsheng
Wang, Runsheng
Zhan, Canhui
Gan, Zhenghao
Wong, Waisum
Xia, Yu
Huang, Ru
2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
[46] Ultra low-voltage CMOS current mirrors
Yngvar Berg
Omid Mirmotahari
Analog Integrated Circuits and Signal Processing, 2011, 68 : 219 - 232
[47] Design of a multi-context FPGA using a floating-gate-MOS functional pass-gate
Hariyama, Masanori
Ogata, Sho
Kameyama, Michitaka
Morita, Yasutoshi
2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 421 - 424
[48] Ultra-low-voltage CMOS ring oscillators
Ferreira, J. V. T.
Galup-Montoro, C.
ELECTRONICS LETTERS, 2019, 55 (09) : 523 - 524
[49] Ultra low-voltage CMOS transconductance amplifiers
Berg, Yngvar
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 683 - 692
[50] Ultra-Low-Voltage CMOS Crystal Oscillators
Siniscalchi, Mariana
Silveira, Fernando
Galup-Montoro, Carlos
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1846 - 1856

← 1 2 3 4 5 →