An ultra low voltage SOI CMOS pass-gate logic

被引：0

作者：

Fuse, T ^{[1
]}

Oowaki, Y ^{[1
]}

Terauchi, M ^{[1
]}

Watanabe, S ^{[1
]}

Yoshimi, M ^{[1
]}

Ohuchi, K ^{[1
]}

Matsunaga, J ^{[1
]}

机构：

[1] TOSHIBA CO LTD, MICROELECT ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1997年 / E80C卷 / 03期

关键词：

SOI; 0.5 V operation; ultra low voltage; pass-gate logic; body bias control;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra low voltage CMOS pass-gate logic using body-bias controlled SOI MOSFETs has been developed. The logic is composed of gate-body connected SOI pass-gates and a CMOS buffer with the body-bias controlled by the complementary double-rail input. The full-adder using the proposed logic improved the lowest operation voltage by 27%, compared with the SOI CPL (Complementary Pass-Gate Logic). For a 16 X 16 bit multiplier, the power-delay product achieved 70 pJ (including 50 pF I/O) at 0.5 V power supply, which was more than 1 order of magnitude improvement over the bulk CPL.

引用

页码：472 / 477

页数：6

共 50 条

[1] Ultra low voltage SOI CMOS pass-gate logic
Toshiba Corp, Kawasaki-shi, Japan
IEICE Trans Electron, 3 (472-477):
[2] 0.5V SOI CMOS pass-gate logic
Fuse, T
Oowaki, Y
Terauchi, M
Watanabe, S
Yoshimi, M
Ohuchi, K
Matsunaga, J
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 88 - 89
[3] An improved pass-gate adiabatic logic
Varga, L
Kovács, F
Hosszú, G
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 208 - 211
[4] CMOS pass-gate no-race charge-recycling logic (CPNCL)
Yoo, Seung-Moon
Kang, Sung-Mo
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[5] CMOS Pass-gate No-race Charge-recycling Logic (CPNCL)
Yoo, SM
Kang, SM
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 226 - 229
[6] Race-free CMOS Pass-gate Charge Recycling Logic (FCPCL) for low power applications
Abbasian, A
Rasouli, SH
Derakhshandeh, J
Afzali-Kusha, A
Nourani, M
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 87 - 89
[7] Low-voltage single-phase clocked Quasi-Adiabatic Pass-Gate Logic
Loo, Edward K.
Chen, Harry I. A.
Kuo, James B.
Syrzycki, Marek
2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1645 - 1648
[8] Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies
Tenace, Valerio
Calimera, Andrea
Macii, Enrico
Poncino, Massimo
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (02) : 397 - 410
[9] Ultra-Low Voltage CMOS Logic Circuits
Melek, Luiz A. P.
Schneider, Marcio C.
Galup-Montoro, Carlos
PROCEEDINGS OF THE 2014 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA), 2014, : 1 - 7
[10] Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems
Lai, FS
Hwang, W
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 563 - 573

← 1 2 3 4 5 →