0.5V SOI CMOS pass-gate logic

被引：1

作者：

Fuse, T ^{[1
]}

Oowaki, Y ^{[1
]}

Terauchi, M ^{[1
]}

Watanabe, S ^{[1
]}

Yoshimi, M ^{[1
]}

Ohuchi, K ^{[1
]}

Matsunaga, J ^{[1
]}

机构：

[1] TOSHIBA CO LTD,ULSI RES LABS,KAWASAKI,KANAGAWA,JAPAN

来源：

1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 1996年 / 39卷

关键词：

D O I：

10.1109/ISSCC.1996.488526

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：88 / 89

页数：2

共 50 条

[1] An ultra low voltage SOI CMOS pass-gate logic
Fuse, T
Oowaki, Y
Terauchi, M
Watanabe, S
Yoshimi, M
Ohuchi, K
Matsunaga, J
IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (03) : 472 - 477
[2] Ultra low voltage SOI CMOS pass-gate logic
Toshiba Corp, Kawasaki-shi, Japan
IEICE Trans Electron, 3 (472-477):
[3] A 0.5V 200MHz 1-stage 32b ALU using a body bias controlled SOI pass-gate logic
Fuse, T
Oowaki, Y
Yamada, T
Kamoshida, M
Ohta, M
Shino, T
Kawanaka, S
Terauchi, M
Yoshida, T
Matsubara, G
Yoshioka, S
Watanabe, S
Yoshimi, M
Ohuchi, K
Manabe, S
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 286 - 287
[4] An improved pass-gate adiabatic logic
Varga, L
Kovács, F
Hosszú, G
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 208 - 211
[5] CMOS pass-gate no-race charge-recycling logic (CPNCL)
Yoo, Seung-Moon
Kang, Sung-Mo
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[6] CMOS Pass-gate No-race Charge-recycling Logic (CPNCL)
Yoo, SM
Kang, SM
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 226 - 229
[7] Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies
Tenace, Valerio
Calimera, Andrea
Macii, Enrico
Poncino, Massimo
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (02) : 397 - 410
[8] Race-free CMOS Pass-gate Charge Recycling Logic (FCPCL) for low power applications
Abbasian, A
Rasouli, SH
Derakhshandeh, J
Afzali-Kusha, A
Nourani, M
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 87 - 89
[9] A 0.5V SIMOX-MTCMOS circuit with 200ps logic gate
Douseki, T
Shigematsu, S
Tanabe, Y
Harada, M
Inokawa, H
Tsuchiya, T
1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 84 - 85
[10] 0.5V, Low Power, 1 MHz Low Pass Filter in 0.18 μm CMOS Process
Vasantha, M. H.
Laxminidhi, Tonse
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 33 - 37

← 1 2 3 4 5 →