Gate-first high-k/metal gate stack for advanced CMOS technology

被引:0
|
作者
Nara, Y. [1 ]
Mise, N. [1 ]
Kadoshima, M. [1 ]
Morooka, T. [1 ]
Kamiyama, S. [1 ]
Matsuki, T. [1 ]
Sato, M. [1 ]
Ono, T. [1 ]
Aoyama, T. [1 ]
Eimori, T. [1 ]
Ohji, Y. [1 ]
机构
[1] Semicond Leading Edge Technol Selete, Tsukuba, Ibaraki 3058569, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Practical and manufacturable solutions for metal gate/dual high-k CMOS integration are presented. In order to overcome the difficulties of threshold voltage control of metal gate/high-k gate stack especially for gate-first integration, several material designs have been proposed so far. These include different metal gate materials and different high-k materials which are separately used in nMOS and pMOS transistors. These approaches sometimes bring about complicated CMOS integration scheme. In this paper, therefore, we will give simple metal gate/dual high-k. CMOS fabrication processes with low threshold voltages which are suitable for scaled CMOS device manufacturing.
引用
收藏
页码:1241 / 1243
页数:3
相关论文
共 50 条
  • [31] Ultra-thin SOI replacement gate CMOS with ALD TaN/high-k gate stack
    Doris, B
    Linder, B
    Narayanan, V
    Callegari, S
    Gousev, E
    Park, DG
    Settlemyer, K
    Jamison, P
    Boyd, D
    Li, Y
    Hagan, J
    Staendert, T
    Mezzapelli, J
    Dobuzinsky, D
    Guarini, K
    Jammy, R
    Ieong, M
    [J]. 2005 IEEE VLSI-TSA International Symposium on VLSI Technology (VLSI-TSA-TECH), Proceedings of Technical Papers, 2005, : 101 - 102
  • [32] High-K/Metal Gate technology: A new horizon
    Khare, Mukesh
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 417 - 420
  • [33] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
  • [34] RF Power Potential of High-k Metal Gate 28 nm CMOS Technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gaquiere, C.
    Gloria, D.
    [J]. 2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 181 - 184
  • [35] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
    Andreas Kerber
    [J]. MRS Advances, 2017, 2 (52) : 2973 - 2982
  • [36] Influence of Oxide Interlayer by TiN Metal Gate in High-k First CMOS Devices
    He, Yonggen
    Chen, Yong
    Liu, Hailong
    He, Youfeng
    Wu, Jingang
    Zhang, David Wei
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (05) : P296 - P299
  • [37] Dual-Channel Technology with Cap-free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration
    Witters, L.
    Mitard, J.
    Veloso, A.
    Hikavyy, A.
    Franco, J.
    Kauerauf, T.
    Cho, M.
    Schram, T.
    Sebai, F.
    Yamaguchi, S.
    Takeoka, S.
    Fukuda, M.
    Wang, W. -E.
    Duriez, B.
    Eneman, G.
    Loo, R.
    Kellens, K.
    Tielens, H.
    Favia, P.
    Rohr, E.
    Hellings, G.
    Bender, H.
    Roussel, P.
    Crabbe, Y.
    Brus, S.
    Mannaert, G.
    Kubicek, S.
    Devriendt, K.
    De Meyer, K.
    Ragnarsson, L. -A.
    Steegen, A.
    Horiguchi, N.
    [J]. 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [38] Advanced high-k/metal gate stack progress and challenges - a materials and process integration perspective
    Park, C. S.
    Lysaght, P.
    Hussain, M. M.
    Huang, J.
    Bersuker, G.
    Majhi, P.
    Kirsch, P. D.
    Jammy, R.
    Tseng, H. H.
    [J]. INTERNATIONAL JOURNAL OF MATERIALS RESEARCH, 2010, 101 (02) : 155 - 163
  • [39] Low Frequency Noise Performance of Gate-First and Replacement Metal Gate CMOS Technologies
    Claeys, C.
    Lee, J. W.
    Simoen, E.
    Veloso, A.
    Horiguchi, N.
    Paraschiv, V.
    [J]. 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [40] Challenges in Atomic-Scale Characterization of High-k Dielectrics and Metal Gate Electrodes for Advanced CMOS Gate Stacks
    Zhu, Xinhua
    Zhu, Jian-min
    Li, Aidong
    Liu, Zhiguo
    Ming, Naiben
    [J]. JOURNAL OF MATERIALS SCIENCE & TECHNOLOGY, 2009, 25 (03) : 289 - 313