Design of domino logic circuits by an optimization method

被引：0
|
作者：
Seyedi, A. S. [1 ]
Rasouli, S. H. [1 ]
Amirabadi, A. [1 ]
Afzali-Kusha, A. [1 ]
Lucas, C. [1 ]
Forouzandeh, B. [1 ]
机构：
[1] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran
来源：
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2006年
关键词：
genetic algorithm; optimization; transistor sizing; domino logic circuit;
D O I：
10.1109/MIXDES.2006.1706580
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An optimization approach for design of domino logic circuit using genetic algorithm is proposed in this paper. Simulation-based genetic algorithm is used to design of domino logic circuit to achieve a high accurate result. By the given noise margin, delay, leakage power and active power, the fitness function is defined and the genetic algorithm is used to get a proper transistor sizing. The simulation results proposed in [1] is used for the first generation and finally obtained acceptable results.
引用
收藏
页码：260 / +
页数：2
相关论文
共 50 条
  • [1] Issues in the design of domino logic circuits
    Srivastava, P
    Pua, A
    Welch, L
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 108 - 112
  • [2] An optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS
    Kaffashian, Masaoud Houshmand
    Lotfi, Reza
    Mafinezhadand, Khalil
    Mahmoodi, Hamid
    IEICE ELECTRONICS EXPRESS, 2011, 8 (17): : 1406 - 1411
  • [3] Post-layout logic optimization of domino circuits
    Cao, A
    Koh, CK
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 820 - 825
  • [4] Multiobjective optimization method for analog circuits design based on fuzzy logic
    Oltean, G
    Miron, C
    Mocean, E
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 777 - 780
  • [5] An optimization method for NBTI-aware design of domino logic circuits in nano-scale CMOS (vol 8, pg 1406, 2011)
    Kaffashian, Masaoud Houshmand
    Lotfi, Reza
    Mafinezhad, Khalil
    Mahmoodi, Hamid
    IEICE ELECTRONICS EXPRESS, 2011, 8 (19): : 1640 - 1640
  • [6] Minimum delay optimization for domino logic circuits - A coupling-aware approach
    Kim, KW
    Jung, SO
    Kim, T
    Kang, SM
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (02) : 203 - 213
  • [7] Power Optimization Design for Probabilistic Logic Circuits
    Xiao, Ran
    Chen, Chunhong
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2593 - 2595
  • [8] Design Optimization of FinFET Domino Logic Considering the Width Quantization Property
    Rasouli, Seid Hadi
    Dadgour, Hamed F.
    Endo, Kazuhiko
    Koike, Hanpei
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 2934 - 2943
  • [9] ANALYSIS AND DESIGN OPTIMIZATION OF DOMINO CMOS LOGIC WITH APPLICATION TO STANDARD CELLS
    PRETORIUS, JA
    SHUBAT, AS
    SALAMA, CAT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 523 - 530
  • [10] Postlayout optimization for synthesis of Domino circuits
    Cao, Aiqun
    Lu, Ruibing
    Li, Chen
    Koh, Cheng-Kok
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (04) : 797 - 821
12345