Design of domino logic circuits by an optimization method

被引：0
|
作者：
Seyedi, A. S. [1 ]
Rasouli, S. H. [1 ]
Amirabadi, A. [1 ]
Afzali-Kusha, A. [1 ]
Lucas, C. [1 ]
Forouzandeh, B. [1 ]
机构：
[1] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran
来源：
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2006年
关键词：
genetic algorithm; optimization; transistor sizing; domino logic circuit;
D O I：
10.1109/MIXDES.2006.1706580
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An optimization approach for design of domino logic circuit using genetic algorithm is proposed in this paper. Simulation-based genetic algorithm is used to design of domino logic circuit to achieve a high accurate result. By the given noise margin, delay, leakage power and active power, the fitness function is defined and the genetic algorithm is used to get a proper transistor sizing. The simulation results proposed in [1] is used for the first generation and finally obtained acceptable results.
引用
收藏
页码：260 / +
页数：2
相关论文
共 50 条
  • [21] A new automated design and optimization method of CMOS logic circuits based on Modified Imperialistic Competitive Algorithm
    Anjomshoa, Mehdi
    Mahani, Ali
    Sadeghifard, Salahedin
    APPLIED SOFT COMPUTING, 2014, 21 : 423 - 432
  • [22] Comparative analysis of various Domino logic circuits for better performance
    Thakur, Ravikant
    Dadoria, Ajay Kumar
    Gupta, Tarun Kumar
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [23] Performance Comparison for FinFET Nanoscale Static and Domino Logic Circuits
    Riaz, Anjum
    Sharma, Vijay Kumar
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2022, 21 (02)
  • [24] DOIND: a technique for leakage reduction in nanoscale domino logic circuits
    Ambika Prasad Shah
    Vaibhav Neema
    Shreeniwas Daulatabad
    Journal of Semiconductors, 2016, (05) : 73 - 81
  • [25] Switch-level delay test of domino logic circuits
    Natarajan, S
    Gupta, SK
    Breuer, MA
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 367 - 376
  • [26] Statistical modeling of crosstalk noise in domino CMOS logic circuits
    Sharma, Vipin
    Al-Assadi, Waleed K.
    ADVANCES AND INNOVATIONS IN SYSTEMS, COMPUTING SCIENCES AND SOFTWARE ENGINEERING, 2007, : 469 - 474
  • [27] DOIND: a technique for leakage reduction in nanoscale domino logic circuits
    Shah, Ambika Prasad
    Neema, Vaibhav
    Daulatabad, Shreeniwas
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (05)
  • [28] Timing optimization of mixed static and domino logic
    Zhao, M
    Sapatnekar, SS
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E266 - E269
  • [29] DOIND: a technique for leakage reduction in nanoscale domino logic circuits
    Ambika Prasad Shah
    Vaibhav Neema
    Shreeniwas Daulatabad
    Journal of Semiconductors, 2016, 37 (05) : 73 - 81
  • [30] Design method for constant power consumption of differential logic circuits
    Tiri, K
    Verbauwhede, I
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 628 - 633
12345