Design of domino logic circuits by an optimization method

被引：0

作者：

Seyedi, A. S. ^{[1
]}

Rasouli, S. H. ^{[1
]}

Amirabadi, A. ^{[1
]}

Afzali-Kusha, A. ^{[1
]}

Lucas, C. ^{[1
]}

Forouzandeh, B. ^{[1
]}

机构：

[1] Univ Tehran, Dept Elect & Comp Engn, Tehran, Iran

来源：

PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2006年

关键词：

genetic algorithm; optimization; transistor sizing; domino logic circuit;

D O I：

10.1109/MIXDES.2006.1706580

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An optimization approach for design of domino logic circuit using genetic algorithm is proposed in this paper. Simulation-based genetic algorithm is used to design of domino logic circuit to achieve a high accurate result. By the given noise margin, delay, leakage power and active power, the fitness function is defined and the genetic algorithm is used to get a proper transistor sizing. The simulation results proposed in [1] is used for the first generation and finally obtained acceptable results.

引用

页码：260 / +

页数：2

共 50 条

[41] TESTING OF MULTIPLE-OUTPUT DOMINO LOGIC (MODL) CMOS CIRCUITS
JHA, NK
TONG, Q
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 800 - 805
[42] TESTING FOR MULTIPLE FAULTS IN DOMINO-CMOS LOGIC-CIRCUITS
JHA, NK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 109 - 116
[43] Path delay test generation for domino logic circuits in the presence of crosstalk
Kundu, R
Blanton, RD
INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 122 - 130
[44] A Novel Leakage Reduction DOIND Approach For Nanoscale Domino Logic Circuits
Shah, Ambika Prasad
Neema, Vaibhav
Daulatabad, Shreeniwas
2015 EIGHTH INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING (IC3), 2015, : 434 - 438
[45] Coupling-aware minimum delay optimisation for domino logic circuits
Kim, KW
Jung, SO
Kim, T
Kang, SM
ELECTRONICS LETTERS, 2001, 37 (13) : 813 - 814
[46] On an Interactive Optimization Method for the Design of Integrated Circuits.
Leibner, Peter
AEU. Archiv fur Elektronik und Ubertragungstechnik, 1986, 40 (01): : 1 - 9
[47] INDIDO: A novel low-power approach for domino logic circuits
Mushtaq, Umayia
Akram, Md Waseem
Prasad, Dinesh
Islam, Aminul
PHYSICA SCRIPTA, 2024, 99 (07)
[48] DESIGN OF NONLINEAR CIRCUITS USING A NUMERICAL OPTIMIZATION METHOD
OSOWSKI, S
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) : 93 - 108
[49] A technique for designing totally self-checking domino logic circuits
Tang, CK
Lala, PK
Parkerson, JP
6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 128 - 132
[50] ON AN INTERACTIVE OPTIMIZATION METHOD FOR THE DESIGN OF INTEGRATED-CIRCUITS
LEIBNER, P
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1986, 40 (01): : 1 - 9

← 1 2 3 4 5 →