Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems

被引:0
|
作者
Chen, Kun-Chih [1 ]
Lin, Shu-Yen [2 ]
Wu, An-Yeu [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] ITRI, Informat & Commun Res Labs, Hsinchu 31040, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The three-dimensional Network-on-Chip (3D NoC) has been proposed to solve the complex on-chip communication issues. However, the thermal problems become more exacerbated because of the larger power density and the heterogeneous thermal conductance in different silicon layer of 3D NoC. To regulate the system temperature, the Dynamic Thermal Management (DTM) techniques will be triggered when the device is thermal-emergent. However, these kinds of reactive DTM schemes result in significant system performance degradation. In this paper, we propose a proactive DTM with vertical throttling (PDTM-VT) scheme, which is controlled by the distributed Thermal Management Unit (TMU) of each NoC node. Based on the expected temperature resulted from the proposed thermal prediction model, the TMU can early control the temperature of the thermal-emergent device. The experimental results show that the proposed thermal prediction model has less than 0.25% prediction error against actual temperature measurement within 50ms. Besides, the PDTM-VT can reduce 11.84%similar to 23.18% thermalemergent nodes and improve 0.47%similar to 47.90% network throughput.
引用
收藏
页数:4
相关论文
共 50 条
  • [11] Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators
    Nezarat M.
    Shahhoseini H.S.
    Momeni M.
    [J]. Journal of Ambient Intelligence and Humanized Computing, 2023, 14 (08) : 10731 - 10744
  • [12] Thermal-aware Dynamic Buffer Allocation for Proactive Routing Algorithm on 3D Network-on-Chip Systems
    Lee, Yuan-Sheng
    Hsin, Hsien-Kai
    Chen, Kun-Chih
    Chang, En-Jui
    Wu, An-Yeu
    [J]. 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [13] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [14] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [15] Thermal-aware detour routing in 3D NoCs
    Mukherjee, Priyajit
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245
  • [16] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, TingTing
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1361 - 1366
  • [17] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, Tingting
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (01)
  • [18] LSTM-based Temperature Prediction and Hotspot Tracking for Thermal-aware 3D NoC System
    Cheng, Tong
    Du, Haoyu
    Li, Li
    Fu, Yuxiang
    [J]. 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 286 - 287
  • [19] High Performance Virtual Channel Based Fully Adaptive Thermal-aware Routing for 3D NoC
    Jiang, Xin
    Lei, Xiangyang
    Zeng, Lian
    Watanabe, Takahiro
    [J]. PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 289 - 295
  • [20] Thermal-aware 3D Design for Side-channel Information Leakage
    Gu, Peng
    Stow, Dylan
    Barnes, Russell
    Kursun, Eren
    Xie, Yuan
    [J]. PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 520 - 527