共 50 条
- [2] Thermal-aware mapping and placement for 3-D NoC designs [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 25 - 28
- [3] Thermal-Aware Task Allocation, Memory Mapping, and Task Scheduling for 3D Stacked Memory and Processor Architecture [J]. 2013 IEEE TENCON SPRING CONFERENCE, 2013, : 95 - 98
- [5] Thermal-Aware Floorplanning for 3D MPSoCs [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
- [6] Thermal-aware task mapping for communication energy minimization on 3D NoC [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
- [7] Thermal-aware incremental floorplanning for 3D ICs [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
- [9] Interconnect and thermal-aware floorplanning for 3D microprocessors [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
- [10] Thermal-aware detour routing in 3D NoCs [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245