Thermal-Aware Memory Mapping in 3D Designs

被引:0
|
作者
Hsieh, Ang-Chih [1 ]
Hwang, TingTing [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
DRAM is usually used as main memory for execution. The thermal behavior of a memory block in a 3D SIP is affected not only by the power behavior but also the heat dissipating ability of that block. The power behavior of a block is related to the applications run on the system while the heat dissipating ability is determined by the number of tier and the position the block locates. Therefore, a thermal-aware memory allocator should consider the following two points. First, allocator should consider not only the power behavior of a memory block but also the physical location during memory mapping, second, the changing temperature of a physical block during execution of programs. In this paper, we will propose a memory mapping algorithm taking into consideration the above-mentioned two points. Our technique can be classified as static thermal management to be applied to embedded software designs. Experiments show that our method can reduce temperature of memory system by 17.2 degrees C as compared to a straightforward mapping in the best case, and 13.4 degrees C in average.
引用
收藏
页码:1361 / 1366
页数:6
相关论文
共 50 条
  • [1] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, Tingting
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (01)
  • [2] Thermal-aware mapping and placement for 3-D NoC designs
    Addo-Quaye, C
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 25 - 28
  • [3] Thermal-Aware Task Allocation, Memory Mapping, and Task Scheduling for 3D Stacked Memory and Processor Architecture
    Cheng, Wei-Kai
    Hsu, Ting-Wei
    [J]. 2013 IEEE TENCON SPRING CONFERENCE, 2013, : 95 - 98
  • [4] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69
  • [5] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [6] Thermal-aware task mapping for communication energy minimization on 3D NoC
    Shen, Lili
    Wu, Ning
    Yan, Gaizhen
    Ge, Fen
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
  • [7] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [8] On Runtime Communication and Thermal-Aware Application Mapping and Defragmentation in 3D NoC Systems
    Li, Bing
    Wang, Xiaohang
    Singh, Amit Kumar
    Mak, Terrence
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (12) : 2775 - 2789
  • [9] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [10] Thermal-aware detour routing in 3D NoCs
    Mukherjee, Priyajit
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245