共 50 条
- [2] Thermal-Aware Floorplanning for 3D MPSoCs [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
- [3] Thermal-aware incremental floorplanning for 3D ICs [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
- [4] Interconnect and thermal-aware floorplanning for 3D microprocessors [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
- [6] Thermal-Aware Memory Mapping in 3D Designs [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1361 - 1366
- [8] Thermal-Aware Design of 3D ICs with Inter-Tier Liquid Cooling [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
- [9] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52