Thermal-aware 3D Design for Side-channel Information Leakage

被引:0
|
作者
Gu, Peng [1 ]
Stow, Dylan [1 ]
Barnes, Russell [1 ]
Kursun, Eren [2 ]
Xie, Yuan [1 ]
机构
[1] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA
[2] Columbia Univ, New York, NY 10027 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Side-channel attacks are important security challenges as they reveal sensitive information about on-chip activities. Among such attacks, the thermal side-channel has been shown to disclose the activities of key functional blocks and even encryption keys. This paper proposes a novel approach to proactively conceal critical activities in the functional layers while minimizing the power dissipation by (i) leveraging inherent characteristics of 3D integration to protect from side-channel attacks and (ii) dynamically generating custom activity patterns to match the activity to be concealed in the functional layers. Experimental analysis shows that 3D technology combined with the proposed run-time algorithm effectively reduces the Side-channel Vulnerability Factor (SVF) below 0.05 and the Spatial Thermal Side-channel Factor (STSF) below 0.59.
引用
收藏
页码:520 / 527
页数:8
相关论文
共 50 条
  • [1] Reducing Timing Side-Channel Information Leakage Using 3D Integration
    Bao, Chongxi
    Srivastava, Ankur
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2019, 16 (04) : 665 - 678
  • [2] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [3] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [4] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [5] Thermal-aware detour routing in 3D NoCs
    Mukherjee, Priyajit
    Chatterjee, Navonil
    Chattopadhyay, Santanu
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 144 : 230 - 245
  • [6] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, TingTing
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1361 - 1366
  • [7] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, Tingting
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (01)
  • [8] Thermal-Aware Design of 3D ICs with Inter-Tier Liquid Cooling
    Atienza, David
    [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [9] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Wang, Yu
    Huang, Tingting
    Xie, Yuan
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52
  • [10] 3D thermal-aware floorplanner using a MOEA approximation
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Hidalgo, J. Ignacio
    [J]. INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 10 - 21