Low-power digital latch circuit using magnetic logic device

被引:2
|
作者
Qin, Tao [1 ]
Cai, Li [1 ]
Yang, Xiaokuo [1 ]
Zhang, Mingliang [1 ]
机构
[1] Air Force Engn Univ, Coll Sci, Xian 710051, Peoples R China
基金
中国国家自然科学基金;
关键词
DOT CELLULAR-AUTOMATA; QUANTUM;
D O I
10.1049/el.2015.2487
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The in-plane magnetic logic device is a spin-based technology which offers several advantages over charged-based devices such as non-volatility, ultra-low power and greater integration density. A novel low-power digital latch circuit is proposed by using various shaped nanomagnets. Specifically, a pipelined clocking layout is effectively constructed to ensure sequential and reliable operation. The simulation results show that the magnetic logic latch performs well. The proposed circuit is promising in building future ultra-low power magnetic memories, and may inspire new applications (i.e. magnetic arithmetic circuits).
引用
收藏
页码:1800 / 1801
页数:2
相关论文
共 50 条
  • [21] Low-Power Soft Error Hardened Latch
    Alidash, Hossein Karimiyan
    Oklobdzija, Vojin G.
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 218 - 226
  • [22] Review on Domino Logic Techniques for High Speed Low-Power Logic Circuit Application
    Bala, T. Vinoth
    Rishi, P. L.
    Sharuya, R.
    Subashree, N.
    Sneha, M.
    Sabarikannan, M. M.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 968 - 971
  • [23] An adaptive analog-to-digital converter based on low-power dynamic latch comparator
    Zhang, Zhaohui
    Zhong, Peixin
    2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005), 2005, : 397 - 402
  • [24] Investigation of Wirelessly Powered Circuit for Low-Power Adiabatic Logic Circuits
    Sakai, Masashi
    Sekine, Toshikazu
    Takahashi, Yasuhiro
    2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3, 2015,
  • [25] LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT
    Patel, Chandrahash
    Veena, C. S.
    PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
  • [26] Novel high-density low-power logic circuit techniques using DG devices
    Chiang, MH
    Kim, K
    Tretz, C
    Chuang, CT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (10) : 2339 - 2342
  • [27] Low-power and low-voltage D-latch
    Ching, LP
    Ling, OG
    ELECTRONICS LETTERS, 1998, 34 (07) : 641 - 642
  • [28] Low-power and low-voltage D-latch
    Nanyang Technological Univ, Singapore, Singapore
    Electron Lett, 7 (641-642):
  • [29] Low-power digital
    University of California, Davis, CA, United States
    不详
    Dig Tech Pap IEEE Int Solid State Circuits Conf, 2008, (304):
  • [30] Design of a Radiation Hardened Latch for Low-power Circuits
    Liang, Huaguo
    Wang, Zhi
    Huang, Zhengfeng
    Yan, Aibin
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 19 - 24