Low-power digital latch circuit using magnetic logic device

被引：2

作者：

Qin, Tao ^{[1
]}

Cai, Li ^{[1
]}

Yang, Xiaokuo ^{[1
]}

Zhang, Mingliang ^{[1
]}

机构：

[1] Air Force Engn Univ, Coll Sci, Xian 710051, Peoples R China

来源：

ELECTRONICS LETTERS | 2015年 / 51卷 / 22期

基金：

中国国家自然科学基金;

关键词：

DOT CELLULAR-AUTOMATA; QUANTUM;

D O I：

10.1049/el.2015.2487

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The in-plane magnetic logic device is a spin-based technology which offers several advantages over charged-based devices such as non-volatility, ultra-low power and greater integration density. A novel low-power digital latch circuit is proposed by using various shaped nanomagnets. Specifically, a pipelined clocking layout is effectively constructed to ensure sequential and reliable operation. The simulation results show that the magnetic logic latch performs well. The proposed circuit is promising in building future ultra-low power magnetic memories, and may inspire new applications (i.e. magnetic arithmetic circuits).

引用

页码：1800 / 1801

页数：2

共 50 条

[31] Extremely low-power logic
Piguet, C
Gautier, J
Heer, C
O'Connor, I
Schlichtmann, U
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 656 - 661
[32] Low-power latch comparator with accurate hysteresis control
Khanfir, Leila
Mouine, Jaouhar
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2020, 71 (06): : 379 - 387
[33] A low-power soft error tolerant latch scheme
Tajima, Saki
Shi, Youhua
Togawa, Nozomu
Yanagisawa, Masao
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[34] Circuit sizing and supply-voltage selection for low-power digital circuit design
Vratonjic, Milena
Zeydel, Bart R.
Oklobdzija, Vojin G.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 148 - 156
[35] Device and Circuit Level Assessment of Negative Capacitance TFETs for Low-Power High-Performance Digital Circuits
Shoaib, Mohammad
Amin, S. Intekhab
Kumar, Naveen
Anand, Sunny
Chunn, Ankush
Alam, M. Shah
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (05)
[36] Low-Power Complementary Logic Circuit Using Polymer-Electrolyte-Gated Graphene Switching Devices
Son, Myungwoo
Kim, Hanggyu
Jang, Jaewon
Kim, So-Young
Ki, Hyun Chul
Lee, Byoung Hun
Kim, In S.
Ham, Moon-Ho
ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (50) : 47247 - 47252
[37] Low-power circuit implementation for partial-product addition using pass-transistor logic
Law, CF
Rofail, SS
Yeo, KS
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (03): : 124 - 129
[38] A Variable-Voltage Low-Power Technique for Digital Circuit System
Xiao, An-Tai
Miao, Yung-Siang
Cheng, Ching-Hwa
Guo, Jiun-In
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 13 - 14
[39] Low-power Design of Digital Integrated Circuit Based on UPF Standard
Lu, Yuncheng
PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATION ENGINEERING FOR MECHANICS AND MATERIALS, 2016, 97 : 108 - 112
[40] TMR-based logic-in-memory circuit for low-power VLSI
Mochizuki, A
Kimura, H
Ibuki, M
Hanyu, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (06) : 1408 - 1415

← 1 2 3 4 5 →