Low-power and low-voltage D-latch

被引：0
|
作者：
Nanyang Technological Univ, Singapore, Singapore [1 ]
机构：
来源：
Electron Lett | / 7卷 / 641-642期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Low-power and low-voltage D-latch
    Ching, LP
    Ling, OG
    [J]. ELECTRONICS LETTERS, 1998, 34 (07) : 641 - 642
  • [2] Analysis and comparison of low-voltage CML D-Latch
    Alioto, M
    Mita, R
    Palumbo, G
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 737 - 740
  • [3] Performance evaluation of the low-voltage CML D-latch topology
    Alioto, M
    Mita, R
    Palumbo, G
    [J]. INTEGRATION-THE VLSI JOURNAL, 2003, 36 (04) : 191 - 209
  • [4] Analysis and Design of Low-Power Reversible Carry Select Adder Using D-Latch
    Nayak, V. Shiva Prasad
    Ramchander, N.
    Reddy, R. Sumanth
    Redy, T. Hemanth Sai Praveen
    Reddy, M. Srisri
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1917 - 1920
  • [5] Low-Voltage Low-Power CMOS Design
    Dokic, Branko L.
    Pesic-Brdanin, Tatjana
    Cavka, Drago
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [6] Low-voltage low-power LVDS drivers
    Chen, MD
    Silva-Martinez, J
    Nix, M
    Robinson, ME
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) : 472 - 479
  • [7] Low-voltage, low-power basic circuits
    Baschirotto, A
    D'Amico, S
    Malcovati, P
    [J]. ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 295 - +
  • [8] Unique Robust Fault Resistant D-Latch for Low Power Applications
    Singar, Sumitra
    Ghosh, P. K.
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS AND ELECTRONICS (COMPTELIX), 2017, : 16 - 20
  • [9] A novel low-voltage and low-power bandgap voltage reference
    Xing Xiao Ming
    Li Jian Cheng
    Yang Li
    [J]. PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 746 - 751
  • [10] Fault-Free D-Latch Configurations for Low Power Applications
    Singer, Sumitra
    Ghosh, P. K.
    [J]. JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (05) : 701 - 707
12345