A 160MHz-to-2GHz Low Jitter Fast Lock All-Digital DLL with Phase Tracking Technique

被引：0
|
作者：
Hung, Shuo-Hong [1 ]
Kao, Wei-Hao [1 ]
Wu, Kuan-I [1 ]
Huang, Yi-Wei [1 ]
Hsieh, Min-Han [1 ]
Chen, Charlie Chung -Ping [1 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源：
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An all-digital delay-locked loop (ADDLL) is proposed for wide range, fast lock, low jitter and high process-voltage-temperature (PVT) tolerance. The proposed phase tracking generator (PTG) produces two tracking rising and falling phases in only 2 cycles for fast lock and wide-range. The digital phase interpolator (DPI) and the control block are adopted to calibrate the phase offsets and random jitters while maintaining the closed-loop property that allow for tracking of PVT variations. The wide-range ADDLL operates from 160MHz to 2GHz. The measured peak-to-peak jitters are 6.89ps and 16.67ps at 2GHz and 160MHz. This chip is fabricated in TSMC 90nm CMOS technology with an active area of 0.205mm(2).
引用
收藏
页码：553 / 556
页数：4
相关论文
共 50 条
  • [31] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
    Hsu, Hsuan-Jung
    Huang, Shi-Yu
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
  • [32] Low-Jitter Code-Jumping for All-Digital PLL to Support Almost Continuous Frequency Tracking
    Chao, Pei-Ying
    Tzeng, Chao-Wen
    Fang, Shan-Chien
    Weng, Chia-Chien
    Huang, Shi-Yu
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 209 - 212
  • [33] A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time
    Kim, Moo-Young
    Shin, Dongsuk
    Chae, Hyunsoo
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (10) : 1461 - 1469
  • [34] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
    Chung, Ching-Che
    Lo, Chi-Kuang
    IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
  • [35] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1513 - 1521
  • [36] 12.2 GHz All-digital PLL with Pattern Memorizing Cells for Low Power/low Jitter using 65 nm CMOS Process
    Lee, Sanggeun
    Oh, Taehyoun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (02) : 152 - 156
  • [37] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 331 - 334
  • [38] Low-Jitter All-Digital Phase-Locked Loop with Novel PFD and High Resolution TDC & DCO
    Deng, Xiaoying
    Mo, Yanyan
    Lin, Xin
    Zhu, Mingcheng
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 29 - 34
  • [39] A fast locked and low phase noise all-digital phase locked loop based on model predictive control
    Sayadi, Mohamad
    Farshidi, Ebrahim
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 88 (03) : 401 - 414
  • [40] A 320MHz-2.56GHz Low Jitter Phase-Locked Loop with Adaptive-Bandwidth Technique
    Jung, Seok Min
    Roveda, Janet Meiling
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 40 - 43
12345