Sequential circuit test generation for IDDQ testing of bridging faults

被引：7
|
作者：
Higami, Y
Maeda, T
Kinoshita, K
机构：
来源：
IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS | 1997年
关键词：
D O I：
10.1109/IDDQ.1997.633006
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a test generation method for sequential circuits assuming IDDQ testing. We consider external bridging faults and internal bridging faults as a target fault, Tt ss generation for external bridging faults consists of three phases as 1) use of weighted random vectors, 2) set of target values an selected signal lines, 3) deterministic test generation for undetected faults. In order to detect internal bridging faults, we use a sequential test generator for stuck-at faults. Finally experimental results for ISCAS'89 benchmark circuits are given.
引用
收藏
页码：12 / 16
页数：5
相关论文
共 50 条
  • [11] An iterative improvement method for generating compact tests for IDDQ testing of bridging faults
    Shinogi, T
    Hayashi, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07) : 682 - 688
  • [12] A simple and efficient method for generating compact IDDQ test set for bridging faults
    Shinogi, T
    Hayashi, T
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 112 - 117
  • [13] Test sequence generation for test time reduction of IDDQ testing
    Yotsuyanagi, H
    Hashizume, M
    Tamesada, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 537 - 543
  • [14] Automatic Test Pattern Generation Through Boolean Satisfiability for Testing Bridging Faults
    Mokhtarnia, Hossein
    Borujeni, Shahram Etemadi
    Ehsani, Mohammad Saeed
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (14)
  • [15] IDDQ testing of bridging faults in logic resources of reconfigurable field programmable gate arrays
    Zhao, L
    Walker, DMH
    Lombardi, F
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (10) : 1136 - 1152
  • [16] IDDQ test invalidation by break faults
    DEIS, Università di Bologna, Viale Risorgimento 2, I-40136 Bologna, Italy
    不详
    Electron Lett, 11 (994-995):
  • [17] TEST-GENERATION FOR I-DDQ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS
    BOLLINGER, SW
    MIDKIFF, SF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (11) : 1413 - 1418
  • [18] Automatic test pattern generation for IDDQ faults based upon symbolic simulation
    RibasXirgo, L
    CarrabinaBordoll, J
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 94 - 98
  • [19] A current sensing circuit for IDDQ testing
    Kim, TS
    Hong, SH
    Kim, JB
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 645 - 648
  • [20] Analysis and testing of bridging faults in CMOS synchronous sequential circuits
    Miura, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 564 - 570
12345