Sequential circuit test generation for IDDQ testing of bridging faults

被引：7
|
作者：
Higami, Y
Maeda, T
Kinoshita, K
机构：
来源：
IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS | 1997年
关键词：
D O I：
10.1109/IDDQ.1997.633006
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a test generation method for sequential circuits assuming IDDQ testing. We consider external bridging faults and internal bridging faults as a target fault, Tt ss generation for external bridging faults consists of three phases as 1) use of weighted random vectors, 2) set of target values an selected signal lines, 3) deterministic test generation for undetected faults. In order to detect internal bridging faults, we use a sequential test generator for stuck-at faults. Finally experimental results for ISCAS'89 benchmark circuits are given.
引用
收藏
页码：12 / 16
页数：5
相关论文
共 50 条
  • [21] A built-in IDDQ testing circuit
    Matakias, S
    Tsiatouhas, Y
    Arapoyanni, A
    Haniotakis, T
    Prenat, G
    Mir, S
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 471 - 474
  • [22] Algorithms to select IDDQ measurement points to detect bridging faults
    State Univ of New York at Buffalo, Buffalo, United States
    J Electron Test Theory Appl JETTA, 3 (275-285):
  • [23] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (01): : 61 - 69
  • [24] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    Becker, B
    DBT 2004: PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON CURRENT & DEFECT BASED TESTING, 2004, : 91 - 96
  • [25] Automatic Test Pattern Generation for Resistive Bridging Faults
    Piet Engelke
    Ilia Polian
    Michel Renovell
    Bernd Becker
    Journal of Electronic Testing, 2006, 22 : 61 - 69
  • [26] Automatic test pattern generation for resistive bridging faults
    Engelke, P
    Polian, I
    Renovell, M
    Becker, B
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 160 - 165
  • [27] Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits
    Kuchii, T
    Hashizume, M
    Tamesada, T
    1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS, 1998, : 14 - 18
  • [28] Test and Diagnosis Pattern Generation for Dynamic Bridging Faults and Transition Delay Faults
    Wu, Cheng-Hung
    Lee, Saint James
    Lee, Kuen-Jong
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 755 - 760
  • [29] Test and diagnosis pattern generation for distinguishing stuck-at faults and bridging faults
    Mohan N.
    Anita J.P.
    Integration, 2022, 83 : 24 - 32
  • [30] IDDQ test generation for BF fault in combinational circuit based on genetic algorithms
    Xie, H
    Wang, HJ
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1358 - 1361
12345