Sequential circuit test generation for IDDQ testing of bridging faults

被引：7
|
作者：
Higami, Y
Maeda, T
Kinoshita, K
机构：
来源：
IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS | 1997年
关键词：
D O I：
10.1109/IDDQ.1997.633006
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a test generation method for sequential circuits assuming IDDQ testing. We consider external bridging faults and internal bridging faults as a target fault, Tt ss generation for external bridging faults consists of three phases as 1) use of weighted random vectors, 2) set of target values an selected signal lines, 3) deterministic test generation for undetected faults. In order to detect internal bridging faults, we use a sequential test generator for stuck-at faults. Finally experimental results for ISCAS'89 benchmark circuits are given.
引用
收藏
页码：12 / 16
页数：5
相关论文
共 50 条
  • [1] Observation time reduction for IDDQ testing of bridging faults in sequential circuits
    Higami, Y
    Saluja, KK
    Kinoshita, K
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 312 - 317
  • [2] Test generation for sequential circuits under IDDQ testing
    Maeda, T
    Higami, Y
    Kinoshita, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07): : 689 - 696
  • [3] DESIGN AND TEST RULES FOR CMOS CIRCUITS TO FACILITATE IDDQ TESTING OF BRIDGING FAULTS
    LEE, KJ
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (05) : 659 - 670
  • [4] Simulation and generation of IDDQ tests for bridging faults in combinational circuits
    Chakravarty, S
    Thadikaran, PJ
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (10) : 1131 - 1140
  • [5] Algorithms to select IDDQ measurement vectors for bridging faults in sequential circuits
    Higami, Y
    Takamatsu, Y
    Saluja, KK
    Kinoshita, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (05): : 443 - 451
  • [6] Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits
    Yoshinobu Higami
    Yuzo Takamatsu
    Kewal K. Saluja
    Kozo Kinoshita
    Journal of Electronic Testing, 2000, 16 : 443 - 451
  • [7] Memory reduction of IDDQ test compaction for internal and external bridging faults
    Maeda, T
    Kinoshita, K
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 350 - 355
  • [8] Static test compaction for IDDQ testing of sequential circuits
    Higami, Y
    Saluja, KK
    Kinoshita, K
    1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS, 1998, : 9 - 13
  • [9] Test generation for current testing of bridging faults in CMOS VLSI circuits
    Lee, T
    Hajj, IN
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 326 - 329
  • [10] Mixing Test Set Generation for Bridging and Stuck-at Faults in Reversible Circuit
    Handique, Mousum
    Ahmed, Joinal
    ADVANCED COMPUTATIONAL AND COMMUNICATION PARADIGMS, VOL 1, 2018, 475 : 101 - 109
12345