SoC leakage power reduction algorithm by input vector control

被引:0
|
作者
Chang, Xiaotao [1 ]
Fan, Dongrui [1 ]
Han, Yinhe [1 ]
Zhang, Zhimin [1 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Beijing 100080, Peoples R China
关键词
leakage power; input vector control; low power design; gate-level simulator; SoC;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Input vector control is an effective method to reduce leakage power when a circuit enters sleep mode. It seeks to find a vector that minimizes leakage power to be statically applied to the primary inputs of a circuit. This paper presents a fast algorithm to search the input vector which can lead to the minimal leakage power. In order to accelerate the evaluation procedure, the circuit under simulation is reduced by circuit partition based on the signal probability model first. Then, a searching algorithm based on sub-circuit is used to find the target input vector. Experimental results on large combinational circuits of ISCAS85 benchmark and a real general-purpose SoC show this algorithm can accelerate calculation over three times with acceptable accuracy (error about 0.14%).
引用
收藏
页码:86 / 89
页数:4
相关论文
共 50 条
  • [1] Fast algorithm for leakage power reduction by input vector control
    Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080, China
    不详
    Jisuanji Yanjiu yu Fazhan, 2006, 5 (946-952):
  • [2] Fast algorithm for leakage power reduction by input vector control
    Chang, XT
    Fan, DR
    Han, YH
    Zhang, ZM
    Li, XW
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 98 - 101
  • [3] Exact and heuristic approaches to input vector control for leakage power reduction
    Gao, F
    Hayes, JP
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 527 - 532
  • [4] Exact and heuristic approaches to input vector control for leakage power reduction
    Gao, Feng
    Hayes, John P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2564 - 2571
  • [5] Input vector reordering for leakage power reduction in FPGAs
    Hassan, Hassan
    Anis, Mohab
    Elmasry, Mohamed
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (09) : 1555 - 1564
  • [6] A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction
    Cheng, Lei
    Chen, Deming
    Wong, Martin D. F.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (02)
  • [7] A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction
    Cheng, Lei
    Deng, Liang
    Chen, Deming
    Wong, Martin D. F.
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 117 - +
  • [8] A Fast Input Vector Control Approach for Sub-threshold Leakage Power Reduction
    Rjoub, Abdoul
    Alajlouni, Almotasem Bellah
    Almanasrah, Hassan
    2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 84 - 87
  • [9] Leakage current reduction in CMOS VLSI circuits by input vector control
    Abdollahi, A
    Fallah, F
    Pedram, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 140 - 154
  • [10] Verilog Implementation of Genetic Algorithm for Minimum Leakage Vector in Input Vector Control Approach
    LeelaRani, V.
    MadhaviLatha, M.
    2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 132 - 136