An alternative process architecture for CMOS based high side RESURF LDMOS transistors

被引：0

作者：

Holland, P. M. ^{[1
]}

Igic, P. M. ^{[1
]}

机构：

[1] Univ Coll Swansea, Elect Syst Design Ctr, Singleton Pk, Swansea SA2 8PP, W Glam, Wales

来源：

2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An alternative CMOS manufacturing process architecture for implementing Power Integrated Circuits that may be used for applications requiring a bridge topology is presented. A RESURF N-LDMOS High-Side compatible power transistor was designed onto the new process using TSuprem4 and Medici TCAD software. Masks were designed using Cadence Virtuoso and the new structure was manufactured at X-Fab UK Ltd. The physical results show good transistor characteristics compatible for high-side applications. The Specific RDSon for the new device is 260m Omega.mm(2) and breakdown voltage for both high-side and low-side operation exceeds 100V.

引用

页码：207 / +

页数：3

共 50 条

[21] High performance foldable polymer thin film transistors with a side gate architecture
Lee, Sung Won
Kim, Bong Soo
Park, Jong Jin
Hur, Jae Hyun
Kim, Jong Min
Sekitani, Tsuyoshi
Someya, Takao
Jeong, Unyong
JOURNAL OF MATERIALS CHEMISTRY, 2011, 21 (46) : 18804 - 18809
[22] Correlated Statistical SPICE Models for High-Voltage LDMOS Transistors based on TCAD
Steinmair, A.
Seebacher, E.
Park, Jong-Mun
NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 821 - 825
[23] Optimization of LDMOS-SCR Device For ESD Protection Based On 0.5μm CMOS Process
Jin, Xiangliang
Wang, Yang
Zhong, Zeyu
2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 195 - 197
[24] A scalable trench etch based process for high voltage vertical RESURF MOSFETs
Rochefort, C
van Dalen, R
PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 35 - 38
[25] A high efficient LDMOS power amplifier based on an inverse Class F architecture
Lépine, F
Ådahl, A
Zirath, H
34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 1181 - 1184
[26] Method of forming high voltage CMOS transistors using a modified SADS process
Wong, J
Daryanani, S
IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 135 - 138
[27] CMOS high speed interpolators based on parallel architecture
Wang, HW
Chan, CF
Choy, CS
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2000, 46 (02) : 326 - 329
[28] High voltage RESURF DMOS process development using covariance based response surfaces
Redford, M
Fallon, M
Walton, AJ
Shafi, ZA
McGinty, J
Underwood, I
PROCESS AND EQUIPMENT CONTROL IN MICROELECTRONIC MANUFACTURING, 1999, 3742 : 76 - 86
[29] High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-μm CMOS Process
Fathi, Amir
Khoei, Abdollah
Hadidi, Khayrollah
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (04)
[30] Development of a deep-submicron CMOS process for fabrication of high performance 0.25 μm transistors
Aquilino, Michael
Fuller, Lynn F.
SIXTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2006, : 7 - +

← 1 2 3 4 5 →