An alternative process architecture for CMOS based high side RESURF LDMOS transistors

被引：0
|
作者：
Holland, P. M. [1 ]
Igic, P. M. [1 ]
机构：
[1] Univ Coll Swansea, Elect Syst Design Ctr, Singleton Pk, Swansea SA2 8PP, W Glam, Wales
来源：
2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An alternative CMOS manufacturing process architecture for implementing Power Integrated Circuits that may be used for applications requiring a bridge topology is presented. A RESURF N-LDMOS High-Side compatible power transistor was designed onto the new process using TSuprem4 and Medici TCAD software. Masks were designed using Cadence Virtuoso and the new structure was manufactured at X-Fab UK Ltd. The physical results show good transistor characteristics compatible for high-side applications. The Specific RDSon for the new device is 260m Omega.mm(2) and breakdown voltage for both high-side and low-side operation exceeds 100V.
引用
收藏
页码：207 / +
页数：3
相关论文
共 50 条
  • [41] A novel structure of thermopile infrared detector with high responsivity based on CMOS process
    Sun, Lei
    Wang, Weibing
    Fang, Xiaoyong
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE III, PTS 1 AND 2, 2013, 271-272 : 381 - +
  • [42] FDTD-based optical simulations methodology for CMOS image sensor pixels architecture and process optimization
    Hirigoyen, Flavien
    Crocherie, Axel
    Vaillant, Jerome
    Cazaux, Yvon
    SENSORS, CAMERAS, AND SYSTEMS FOR INDUSTRIAL/SCIENTIFIC APPLICATIONS IX, 2008, 6816
  • [43] High Performance Polymer Field-Effect Transistors Based on Polythiophene Derivative with Conjugated Side Chain
    He, Youjun
    Wu, Weiping
    Liu, Yunqi
    Li, Yongfang
    JOURNAL OF POLYMER SCIENCE PART A-POLYMER CHEMISTRY, 2009, 47 (20) : 5304 - 5312
  • [44] Study of process influences on the break down limit of High Voltage transistors in an embedded EEPROM CMOS technology by using EMMI and Nanoprobing
    Acovic, Alexandre
    Dreybrodt, Joerg
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 620 - 623
  • [45] Improving Carbon Nanotube-Based Radiofrequency Field-Effect Transistors by the Device Architecture and Doping Process
    Ren, Li
    Zhou, Jianshuo
    Pan, Zipeng
    Li, Haitao
    Ding, Li
    Zhang, Zhiyong
    Peng, Lian-Mao
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (10) : 12813 - 12820
  • [46] A Source Segmented LDMOS Structure for Improving Single Event Burnout Tolerance Based on High-Voltage BCD Process
    Xu, Jiang
    Lei, Zeyu
    Zhang, Chenchen
    Wan, Xin
    Chen, Zhuojun
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2024, 24 (01) : 105 - 111
  • [47] High performance Si nanowire field-effect-transistors based on a CMOS inverter with tunable threshold voltage
    Ngoc Huynh Van
    Lee, Jae-Hyun
    Sohn, Jung Inn
    Cha, Seung Nam
    Whang, Dongmok
    Kim, Jong Min
    Kang, Dae Joon
    NANOSCALE, 2014, 6 (10) : 5479 - 5483
  • [48] Wafer-scale fabrication of carbon-nanotube-based CMOS transistors and circuits with high thermal stability
    Wei, Nan
    Gao, Ningfei
    Xu, Haitao
    Liu, Zhen
    Gao, Lei
    Jiang, Haoxin
    Tian, Yu
    Chen, Yufeng
    Du, Xiaodong
    Lian-Mao Peng
    NANO RESEARCH, 2022, 15 (11) : 9875 - 9880
  • [49] CMOS-compatible GaN-based high electron mobility transistors with gate-first technology
    Gao, Sheng
    Xie, Zijing
    Xiong, Nianhe
    Liu, Xiaoyi
    Wang, Hong
    MICROELECTRONIC ENGINEERING, 2022, 264
  • [50] High-performance 15-V novel LDMOS transistor architecture in a 0.25-μm BiCMOS process for RF-power applications
    Muller, D.
    Giry, A.
    Judong, F.
    Rossato, C.
    Blanchet, F.
    Szelag, B.
    Aguirre, A. Monroy
    Sommet, R.
    Pache, D.
    Noblanc, O.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (04) : 861 - 868
12345