Low Power 16-T CMOS Full Adder Design

被引：0
|
作者：
Borude, Pravin V. [1 ]
Agrawal, Sushma S. [1 ]
机构：
[1] Govt Engn Coll, Dept Elect & Telecommun Engn, Aurangabad, Maharashtra, India
来源：
PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS) | 2018年
关键词：
Full Adder; 4-bit Adder; Multiplier; ADS; Cadence;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents 16-T Full Adder Design in 0.13 um CMOS Process. The CMOS topology have ultimate zero static loss. The purpose of the introduced design is to reduce the cheap area by using less number of transistors and optimization of power as compare to conventional transistor. The conventional method has 28 Transistor whereas the proposed Design has 16 transistor. Which makes demotion in utilization of power. Simulations show a marked power reduction over conventional 28-T Hybrid and 28-T Static designs in same technology. The conventional adder dissipate 420 mu W whereas the 16-T dissipate 284 mu W. The circuit is simulated in Advanced Design System and laid out in Cadence Layout XL for comparison of layout size. The cheap area 8308 mu m(2).
引用
收藏
页码：1130 / 1134
页数：5
相关论文
共 50 条
  • [21] Low Power Full Adder Using 8T Structure
    Bazzazi, Amin
    Mahini, Alireza
    Jelini, Jelveh
    [J]. INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II, 2012, : 1190 - 1194
  • [22] A low power high performance CMOS voltage-mode quaternary full adder
    Goncalves da Silva, Ricardo Cunha
    Boudinov, Henri Ivanov
    Carro, Luigi
    [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 187 - +
  • [23] Design of high-performance low-power full adder
    Nehru, K.
    Shanmugam, A.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2014, 49 (02) : 134 - 140
  • [24] Design high speed and low power hybrid full adder circuit
    Lueangsongchai, Sathaporn
    Tooprakai, Siraphop
    [J]. 2018 18TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2018, : 22 - 25
  • [25] DESIGN OF HIGH SPEED AND LOW POWER FULL ADDER IN SUBTHRESHOLD REGION
    Pradhan, Sambhu Nath
    Rai, Vivek
    Chakraborty, Angshuman
    [J]. 2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [26] Area Optimization of CMOS Full Adder Design Using 3T XOR
    Malipatil, Somashekhar
    Maheshwari, Vikas
    Chandra, Marepally Bhanu
    [J]. 2020 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS SIGNAL PROCESSING AND NETWORKING (WISPNET), 2020, : 192 - 194
  • [27] On the design of low power 1-bit full adder cell
    Maeen, Mehrdad
    Foroutan, Vahid
    Navi, Keivan
    [J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (16): : 1148 - 1154
  • [28] Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style
    Foroutan, Vahid
    Taheri, MohammadReza
    Navi, Keivan
    Mazreah, Arash Azizi
    [J]. INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 48 - 61
  • [29] Low power low voltage CMOS full adder cells based on energy-efficient architecture
    Kumar, Pankaj
    Sharma, Rajender Kumar
    [J]. INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2018, 57 (04) : 291 - 301
  • [30] Design of a low power CVSL full adder using low-swing technique
    Kang, JH
    Kim, JB
    [J]. 2004 IEEE International Conference on Semiconductor Electronics, Proceedings, 2004, : 247 - 251
12345