Low Power 16-T CMOS Full Adder Design

被引：0
|
作者：
Borude, Pravin V. [1 ]
Agrawal, Sushma S. [1 ]
机构：
[1] Govt Engn Coll, Dept Elect & Telecommun Engn, Aurangabad, Maharashtra, India
来源：
PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS) | 2018年
关键词：
Full Adder; 4-bit Adder; Multiplier; ADS; Cadence;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents 16-T Full Adder Design in 0.13 um CMOS Process. The CMOS topology have ultimate zero static loss. The purpose of the introduced design is to reduce the cheap area by using less number of transistors and optimization of power as compare to conventional transistor. The conventional method has 28 Transistor whereas the proposed Design has 16 transistor. Which makes demotion in utilization of power. Simulations show a marked power reduction over conventional 28-T Hybrid and 28-T Static designs in same technology. The conventional adder dissipate 420 mu W whereas the 16-T dissipate 284 mu W. The circuit is simulated in Advanced Design System and laid out in Cadence Layout XL for comparison of layout size. The cheap area 8308 mu m(2).
引用
收藏
页码：1130 / 1134
页数：5
相关论文
共 50 条
  • [41] Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL
    Kumar, A. Kishore
    Somasundareswari, D.
    Duraisamy, V.
    Pradeepa, T. Shunbaga
    [J]. VLSI DESIGN, 2013,
  • [42] On the design of low-energy hybrid CMOS 1-bit full adder cells
    Goel, S
    Gollamudi, S
    Kumar, A
    Bayoumi, M
    [J]. 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 209 - 212
  • [43] LOW POWER AREA EFFICIEN ALU WITH LOW POWER FULL ADDER
    Usha, S.
    Rajendiran, M.
    Kavitha, A.
    [J]. PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1500 - 1505
  • [44] Design of 16T Full Adder Circuit Using 6T XNOR Gates
    Gadekar, Mandar
    Chavan, Rajiv
    Matkar, Nikhil
    Jagushte, Siddhesh
    Joshi, Sangeeta
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL (ICAC3), 2017,
  • [45] Low Power-Area Pass Transistor Logic Based ALU Design Using Low Power Full Adder Design
    Reddy, G. Karthik
    [J]. PROCEEDINGS OF 2015 IEEE 9TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO), 2015,
  • [46] Ultra-Low Power, Highly Reliable, and Nonvolatile Hybrid MTJ/CMOS Based Full-Adder for Future VLSI Design
    Rajaei, Ramin
    Mamaghani, Sina Bakhtavari
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 213 - 220
  • [47] A novel low power low voltage full adder cell
    Chang, CH
    Zhang, MY
    Gu, JM
    [J]. ISPA 2003: PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, PTS 1 AND 2, 2003, : 454 - 458
  • [48] Energy efficient low-power full-adder by 65 nm CMOS technology in ALU
    Kumar, Suresh N.
    Paramasivam, K.
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (12):
  • [49] Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder
    Amini-Valashani, Majid
    Ayat, Mehdi
    Mirzakuchaki, Sattar
    [J]. MICROELECTRONICS JOURNAL, 2018, 74 : 49 - 59
  • [50] A Proposed Reliable and Power Efficient 14T Full Adder Circuit Design
    Subramaniam, Shahmini
    Wilson, Tan Wee Xin
    Singh, Ajay Kumar
    Murthy, Gajula Ramana
    [J]. TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 45 - 48
12345