Low Power 16-T CMOS Full Adder Design

This paper presents 16-T Full Adder Design in 0.13 um CMOS Process. The CMOS topology have ultimate zero static loss. The purpose of the introduced design is to reduce the cheap area by using less number of transistors and optimization of power as compare to conventional transistor. The conventional method has 28 Transistor whereas the proposed Design has 16 transistor. Which makes demotion in utilization of power. Simulations show a marked power reduction over conventional 28-T Hybrid and 28-T Static designs in same technology. The conventional adder dissipate 420 mu W whereas the 16-T dissipate 284 mu W. The circuit is simulated in Advanced Design System and laid out in Cadence Layout XL for comparison of layout size. The cheap area 8308 mu m(2).