A NEW DESIGN OF THE CMOS FULL ADDER

被引：151
|
作者：
ZHUANG, N [1 ]
WU, HM [1 ]
机构：
[1] HANGZHOU UNIV,DEPT ELECT ENGN,HANGZHOU,PEOPLES R CHINA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 05期
关键词：
D O I：
10.1109/4.133177
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
By using the transmission function theory [1]-[3], two CMOS full adders are designed, both of which have simpler circuits than the conventional full adder [4], [5]. Computer simulations with SPICE2G5 show that they can realize the expected logic functions and they have desirable transfer characteristics.
引用
收藏
页码：840 / 844
页数：5
相关论文
共 50 条
  • [1] A New Design of Low Power High Speed Hybrid CMOS Full Adder
    Agarwal, Mayur
    Agrawal, Neha
    Alam, Md. Anis
    [J]. 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 448 - 452
  • [2] Design Topologies For Low Power Cmos Full Adder
    Devadas, M.
    Kishore, K. Lal
    [J]. PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 493 - 496
  • [3] Efficient design approaches to CMOS full adder circuits
    Yan, Aibin
    Bao, Han
    Jiang, Wangjin
    Cui, Jie
    Huang, Zhengfeng
    Wen, Xiaoqing
    [J]. MICROELECTRONICS JOURNAL, 2024, 149
  • [4] A novel CMOS full adder
    Navi, Keivan
    Kavehie, Omid
    Rouholamini, Mahnoush
    Sahafi, Amir
    Mehrabi, Shima
    [J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 303 - +
  • [5] Low Power 16-T CMOS Full Adder Design
    Borude, Pravin V.
    Agrawal, Sushma S.
    [J]. PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1130 - 1134
  • [6] Design of Low Power Full Adder Circuits Using CMOS Technique
    Shete, Deepgandha
    Askhedkar, Anuja
    [J]. 2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 293 - 296
  • [7] A fast optimal CMOS full adder
    Khalid, ATMS
    [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 91 - 93
  • [8] CMOS based design and simulation of Ternary Full Adder and Ternary coded decimal (TCD) adder circuit
    Mounika, J.
    Jahangir, Mohd Ziauddin
    Ramanujam, K.
    [J]. PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
  • [9] Design of a New Parity Preserving Reversible Full Adder
    Haghparast, Majid
    Shoaei, Soghra
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (01)
  • [10] Full Adder Design Using Hybrid CMOS-SET Parallel Architectures
    Deng, Guoqing
    Ren, Guoyan
    Chen, Chunhong
    [J]. 2009 9TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2009, : 206 - 209
12345