A NEW DESIGN OF THE CMOS FULL ADDER

被引：151
|
作者：
ZHUANG, N [1 ]
WU, HM [1 ]
机构：
[1] HANGZHOU UNIV,DEPT ELECT ENGN,HANGZHOU,PEOPLES R CHINA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 05期
关键词：
D O I：
10.1109/4.133177
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
By using the transmission function theory [1]-[3], two CMOS full adders are designed, both of which have simpler circuits than the conventional full adder [4], [5]. Computer simulations with SPICE2G5 show that they can realize the expected logic functions and they have desirable transfer characteristics.
引用
收藏
页码：840 / 844
页数：5
相关论文
共 50 条
  • [41] Design of CNFET full adder with mirror structure
    Liu, Jing
    Lin, Jin-zhao
    Wang, Jun-chao
    Pang, Yu
    [J]. WIRELESS COMMUNICATION AND SENSOR NETWORK, 2016, : 1019 - 1024
  • [42] Asynchronous Design of Energy Efficient Full Adder
    Kumar, A. Kishore
    Somasundareswari, D.
    Duraisamy, D.
    Sabarinathan, G.
    [J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS, 2013,
  • [43] OPTIMIZED LOW POWER FULL ADDER DESIGN
    Thenmozhi, V.
    Muthaiah, R.
    [J]. 2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 86 - 89
  • [44] Multiple Threshold CVSL Full Adder Design
    Jha, Bhawanand
    Gupta, Kirti
    Pandey, Neeta
    [J]. PROCEEDINGS OF THE 2019 6TH INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2019, : 74 - 77
  • [45] A new low-voltage CMOS 1-bit full adder for high performance applications
    Wey, IC
    Huang, CH
    Chow, HC
    [J]. 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 21 - 24
  • [46] A high-speed domino CMOS full adder driven by a new unified-BiCMOS inverter
    Akino, T
    Matsuura, K
    Yasunaga, A
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 452 - 455
  • [47] Optimization of Hybrid CMOS Designs Using a New Energy Efficient 1 Bit Hybrid Full Adder
    Lakshmi, S.
    Raj, Meenu C.
    Krishnadas, Deepti
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 905 - 908
  • [48] A High Speed Low Noise CMOS Dynamic Full Adder cell
    Meher, Preetisudha
    Mahapatra, Kamala Kanta
    [J]. 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS AND COMMUNICATIONS (CCUBE), 2013,
  • [49] PERFORMANCE OF CMOS TERNARY FULL ADDER AT LIQUID-NITROGEN TEMPERATURE
    SRIVASTAVA, A
    VENKATAPATHY, K
    [J]. CRYOGENICS, 1995, 35 (09) : 599 - 605
  • [50] Low-voltage low-power CMOS full adder
    Radhakrishnan, D
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (01): : 19 - 24
12345