Analyses of Single-Stage Complementary Self-Biased CMOS Differential Amplifiers

被引：0

作者：

Milovanovic, Vladimir ^{[1
]}

Zimmermann, Horst ^{[1
]}

机构：

[1] Vienna Univ Technol, Inst Electrodynam Microwave & Circuit Engn EMCE, A-1040 Vienna, Austria

来源：

2012 NORCHIP | 2012年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper analyzes and compares two complementary self-biased CMOS differential amplifiers. The two amplifiers differ only in terms of the number of output nodes, namely one is single-ended, the other being fully differential. Furthermore, the amplifiers are completely self-biased embedding the negative feedback in the biasing loop which makes them highly resistant to process, supply voltage and temperature variations. Both circuits are analyzed on the basis of small signals and expressions for gain are derived. The two amplifier topologies are simulated yielding a good match between the obtained results and the theory. Finally, discussed amplifiers featuring high gain and PVT immunity are well-suitable for implementation in nanometer CMOS processes.

引用

页数：4

共 50 条

[41] An Adaptive Biased Single-Stage CMOS Operational Amplifier with a Novel Rail-to-Rail Constant-gm Input Stage
Mohammad Mahdi Ahmadi
[J]. Analog Integrated Circuits and Signal Processing, 2005, 45 : 71 - 78
[42] Flow analyses in a single-stage propulsion pump
Lee, YT
Hah, C
Loellbach, J
[J]. JOURNAL OF TURBOMACHINERY-TRANSACTIONS OF THE ASME, 1996, 118 (02): : 240 - 248
[43] Self-biased CMOS LC VCO based on trans-conductance linearisation technique
Ji, Xincun
Xia, Xiaojuan
He, Lin
Guo, Yufeng
[J]. ELECTRONICS LETTERS, 2017, 53 (22) : 1460 - 1461
[44] Self-biased anti-parallel diode pair in 130-nm CMOS
Shim, D.
O, K. K.
[J]. ELECTRONICS LETTERS, 2016, 52 (13) : 1147 - 1148
[45] Stable, Self-Biased and High-Gain Organic Amplifiers with Reduced Parameter Variation Effect
Seifaei, Masoud
De Dorigo, Daniel
Fleig, David Ingvar
Kuhl, Matthias
Zschieschang, Ute
Klauk, Hagen
Manoli, Yiannos
[J]. 2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 119 - 122
[46] Picowatt, 0.45-0.6 V Self-Biased Subthreshold CMOS Voltage Reference
de Oliveira, Arthur Campos
Cordova, David
Klimach, Hamilton
Bampi, Sergio
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (12) : 3036 - 3046
[47] 1.3V single-stage CMOS opamp
Lu, GN
Sou, G
[J]. ELECTRONICS LETTERS, 1998, 34 (22) : 2073 - 2074
[48] GAIN PERFORMANCE OF CASCADE OF SINGLE-STAGE DISTRIBUTED-AMPLIFIERS
LIANG, JY
AITCHISON, CS
[J]. ELECTRONICS LETTERS, 1995, 31 (15) : 1260 - 1261
[49] Low-power high-speed CMOS double tail dynamic comparator using self-biased amplification stage and novel latch stage
Avaneesh K. Dubey
R. K. Nagaria
[J]. Analog Integrated Circuits and Signal Processing, 2019, 101 : 307 - 317
[50] Low-power high-speed CMOS double tail dynamic comparator using self-biased amplification stage and novel latch stage
Dubey, Avaneesh K.
Nagaria, R. K.
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 101 (02) : 307 - 317

← 1 2 3 4 5 →