Design of Passive UHF RFID Tag in 130nm CMOS Technology

被引:10
|
作者
Hong, Yang [1 ]
Chan, Chi Fat [1 ]
Guo, Jianping [1 ]
Ng, Yuen Sum [1 ]
Shi, Weiwei [1 ]
Leung, Lai Kan [1 ]
Leung, Ka Nang [1 ]
Choy, Chiu Sing [1 ]
Pun, Kong Pang [1 ]
机构
[1] Chinese Univ Hong Kong, Dept Elect Engn, Shatin, Hong Kong, Peoples R China
关键词
D O I
10.1109/APCCAS.2008.4746284
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a low-power, passive, UHF RFID tag design compatible with EPC (TM) C1G2 protocol. In order to reduce its cost, diode-connected NMOS in a standard CMOS technology is used instead of Schottky diodes. With the help of low-threshold-voltage, triple-well NMOS, a minimum input power of -7.6dBm is achieved. A sub-1V, low temperature-coefficient voltage reference using self-biased mutual compensation is proposed without large resistors to save the chip area. In addition, an energy-aware irregular clock structure, together with clock gating, achieves low power consumption in the baseband processor. The whole tag is implemented in a 130nm CMOS technology and the total chip area is 1200umx1220um.
引用
收藏
页码:1371 / 1374
页数:4
相关论文
共 50 条
  • [21] ASK-Modulator Design of RFID Tag in 180nm CMOS Technology
    El Boutahiri, Abdelali
    El Khadiri, Karim
    Qjidaa, Hassan
    Aarab, Abdellah
    El Alami, Rachid
    Zenkouar, Lahbib
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV2018), 2018,
  • [22] Design and Realization of Schottky Barrier Didoes in 130nm CMOS Process
    Junyu Shi
    Dasheng Cui
    Haidong Hao
    Haixia Wu
    Xin Lyu
    Journal of Beijing Institute of Technology, 2017, 26 (02) : 223 - 227
  • [23] Novel structure design of the passive UHF RFID tag-chip
    Liu W.-F.
    Zhuang Y.-Q.
    Tang L.-F.
    Jin Z.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (06): : 1092 - 1097
  • [24] Design of a Novel Hybrid CMOS Non-Volatile SRAM Memory in 130nm RRAM Technology
    Bazzi, Hussein
    Aziza, Hassen
    Moreau, Mathieu
    Harb, Adnan
    2020 15TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2020), 2020,
  • [25] Design of 2.4Ghz CMOS Floating Active Inductor LNA using 130nm Technology
    Muhamad, M.
    Soin, N.
    Ramiah, H.
    INTERNATIONAL CONFERENCE ON APPLIED ELECTRONIC AND ENGINEERING 2017 (ICAEE2017), 2018, 341
  • [26] Chip and Antenna Impedance Measurement for the Design of Passive UHF RFID Tag
    Ghiotto, A.
    Vuong, T. P.
    Wu, K.
    40TH EUROPEAN MICROWAVE CONFERENCE, 2010, : 1086 - 1089
  • [27] A Design of Analog Front-end for Passive UHF RFID Tag
    Hassouni, Smail
    Qjidaa, Hassan
    2014 INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS (ICMCS), 2014, : 1314 - 1317
  • [28] Design of a Miniaturized Microstrip Patch Antenna for a Passive UHF RFID Tag
    El Yassini, Abdessalam
    Ibnyaich, Saida
    Ali Jallal, Mohammed
    Chabaa, Samira
    Zeroual, Abdelouhab
    2017 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2017,
  • [29] Benchmarking of advanced CD-SEMs at the 130nm CMOS technology node
    Bunday, BD
    Bishop, M
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 102 - 115
  • [30] A Novel Design of Passive UHF RFID Tag Antenna Mounted on Paper
    Ennajih, A.
    Zbitou, J.
    Errkik, A.
    Tajmouati, A.
    El Abdellaoui, L.
    Latrach, M.
    2017 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2017,